
CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

Lecture 07 Introduction to the MIPS ISA

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

Motivation: Why MIPS?

- · Shortcomings of the simple processor
 - Only 16 bits for data and instruction
 - Data range can be too small
 - Addressable memory is small
 - Only support at most 16 instructions



MIPS ISA: 32-bit RISC processor

- A representative RISC ISA
 - (RISC Reduced Instruction Set Computer)
- A fixed-length, regularly encoded instruction set and uses a load/store data model
- Used by NEC, Cisco, Silicon Graphics, Sony, Nintendo

University of Notre Dame

University of Notre Dame

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

A quick look: more complex ISAs


Instruction Encoding

□ 6-instruction processor:

Add instruction: 0010 ra3ra2ra1ra0 rb3rb2rb1rb0 rc3rc2rc1rc0 Add Ra, Rb, Rc—specifies the operation RF[a]=RF[b]+RF[c]

■ MIPS processor:

Assembly: add \$9, \$7, \$8 # add rd, rs, rt: RF[rd] = RF[rs]+RF[rt]





Machine:


B: 000000 00111 01000 01001 100000 XXXXX 32 Χ

University of Notre Dame

MIPS vs. The 6-instruction Processor









CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

In terms of course work:

- In class and in homework assignments, we look at design issues that relate to modern machines
- In labs, we apply these ideas on a smaller scale (i.e. the 6-instruction processor) and tie lessons learned in the lab back to class work
- Before we talk more about MIPS, let's spend a few slides thinking about how this fits into the big picture.





Back to course goals...

- At the end of the semester, you should be able to...
 - ...understand how code written in a high-level language (e.g. C) is eventually executed on-chip...

Example In Java: public static void insertionSort(int[] list, int length) { In C: int firstOutOfOrder, location, temp; void insertionSort(int numbers[], int array_size) for(firstOutOfOrder = 1; firstOutOfOrder < length; firstOutOfOrder++) { if(list[firstOutOfOrder] < list[firstOutOfOrder - 1]) { int i, j, index; temp = list[firstOutOfOrder]: for (i=1; i < array_size; i++)</pre> location = firstOutOfOrder; index = numbers[i]; while ((j > 0) && (numbers[j-1] > index)) list[location] = list[location-1]; numbers[j] = numbers[j-1]; See chalk board. while (location > 0 && list[location-1] > temp); umbers[j] = index; list[location] = temp; Both programs could be run on the same processor... how

does this happen?

University of Notre Dame

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

We'll discuss MIPS more in a bit...
...but 1st, a few slides on ISAs in general.

Instructions Sets

- "Instruction set architecture is the structure of a computer that a machine language programmer (or a compiler) must understand to write a correct (timing independent) program for that machine"
 - IBM introducing 360 (1964)
- an instruction set specifies a processor's functionality
 - what operations it supports
 - what storage mechanisms it has & how they are accessed
 - how the programmer/compiler communicates programs to processor

ISA = "interface" between HLL and HW

...

ISAs may have different sytnax (6-instruction vs. MIPS), but can still support the same general types of operations (i.e. Reg-Reg)

University of Notre Dame

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

What makes a good instruction set

- implementability
 - supports a (performance/cost) range of implementations
 - · implies support for high performance implementations
- programmability

A bit more on this one...

- easy to express programs (for human and/or compiler)
- backward/forward compatibility
 - implementability & programmability across generations
 - e.g., x86 generations: 8086, 286, 386, 486, Pentium, Pentium III, Pentium III, Pentium 4...
- think about these issues as we discuss aspects of ISAs

Instruction Set Architecture

- Must have instructions that
 - Access memory (read and write)
 - Perform ALU operations (add, multiply, etc.)
 - Implement control flow (jump, branch, etc.)
 - · I.e. to take you back to the beginning of a loop
- Largest difference is in accessing memory
 - Operand location
 - (stack, memory, register)
 - Addressing modes
 - (computing memory addresses)
 - (Let's digress on the board and preview how MIPS does a load)
 - (Compare to 6-instruction processor?)

University of Notre Dame

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

16

Programmability

- · a history of programmability
 - pre 1975: most code was hand-assembled
 - 1975 1985: most code was compiled
 - $\boldsymbol{\cdot}$ but people thought that hand-assembled code was superior
 - 1985 present: most code was compiled
 - · and compiled code was at least as good as hand-assembly

over time, a big shift in what "programmability" means

Today's Semantic Gap

- popular argument: today's ISAs are targeted to one HLL, and it just so happens that this HLL (C) is very low-level (assembly++)
 - i.e. i = j + k; vs. Add Ri, Rj, Rk
 - would ISAs be different if Java was dominant?
 - · more object oriented?
 - support for garbage collection (GC)?
 - · support for bounds-checking?
 - · security support?

University of Notre Dame

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

Aspect #1: Instruction Format

- fixed length (most common: 32-bits)
 - (plus) easy for pipelining (e.g. overlap) and for multiple issue (superscalar)
 - don't have to decode current instruction to find next instruction
 - (minus) not compact
 - · Does the MIPS add "waste" bits?
- variable length
 - (plus) more compact
 - (minus) hard (but do-able) to superscalarize/pipeline
 - PC = PC + ???

University of Notre Dame

Instruction Set Aspects

- #1 format
 - length, encoding
- #2 operations
 - operations, data types, number & kind of operands
- · #3 storage
 - internal: accumulator, stack, general-purpose register
 - memory: address size, addressing modes, alignments
- #4 control
 - branch conditions, special support for procedures, predication

University of Notre Dame

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

0

Variable

Variable Addressing Mode

- <u>Variable addressing mode</u> allows virtually all addressing modes with all operations
 - Best when many addressing modes & operations

Departion & Address

of operands | Specifier 1

Address Field 1 Address A

i.e. register-memory, memory-memory, register-register... all possible

Some random comments

 Variable addressing mode – allows virtually all addressing modes with all operations

i.e. register-memory, memory-

- Best when many addressing modes & operations
- Fixed addressing mode combines operation & addressing mode into opcode
 - Best when few addressing modes and operations
 - Good for RISC What's RISC? "Primitives not solutions." This is us.

Operation Address Address Address Field 1 Field 2 Field 3 Fixed

University of Notre Dame

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

Aspect #2: Operations

University of Notre Dame

- arithmetic and logical:
 - add, mult, and, or, xor, not
- data transfer:
 - move, load, store
- control:
 - conditional branch, jump, call, return
- · system:
 - syscall, traps
- floating point:
 - add, mul, div, sqrt
- decimal:
 - addd, convert (not common today)
- - move, compare (also not common today)
- multimedia:
 - e.g., Intel MMX/SSE and Sun VIS
- vector:
 - arithmetic/data transfer, but on vectors of data

"fake it" -- i.e. lots of adds instead of multiply.

If no instruction for **HLL** operation, can

Examples..

Some random comments

- Variable addressing mode allows virtually all addressing modes with all operations
 - Best when many addressing modes & operations
- Fixed addressing mode combines operation & addressing mode into opcode
 - Best when few addressing modes and operations
 - Good for RISC What's RISC? "Primitives not solutions." This is us.
- Hybrid approach is 3rd alternative
 - Usually need a separate address specifier per operand

Operation	Address Specifier	Address Field		
Operation	Address Specifier 1	Address Specifier 2	Address Field	Hybrid
Operation & # of operands	Address Specifier	Address Field 1	Address Field 2	

University of Notre Dame

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

Data Sizes and Types

- fixed point (integer) data
 - 8-bit (byte), 16-bit (half), 32-bit (word), 64-bit (double)
- floating point data
 - 32/64 bit (IEEE754 single/double precision)
 - 80-bit (Intel proprietary)
- address size (aka "machine size")
 - e.g., 32-bit machine means addresses are 32-bits
 - virtual memory size key: 32-bits -> 4GB (not enough)
 - famous lesson:
 - · one of the few big mistakes in an architecture is not enabling a large enough address space

Also this evolution b/c of evolution in HW complexity

- · choices
 - stack
 - accumulator
 - memory-memory
 - register-memory
 - register-register (also called "load/store")
- · running example:
 - add C, A, B (C := A + B)

University of Notre Dame

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

Storage Model: Accumulator

```
load A accum = M[A];
add B accum += M[B];
store C M[C] = accum;
```

- acc is implicit destination/source in all instructions
- ALU operations have one operand
 - (plus) less hardware, better code density (acc implicit)
 - · (minus) memory bottleneck
- mostly pre-1960's
 - examples: UNIVAC, CRAY
 - · x86 (IA32) uses extended accumulator for integer code

Storage Model: Stack

```
push A S[++TOS] = M[A];
push B S[++TOS] = M[B];
add     T1=S[TOS--]; T2=S[TOS--]; S[++TOS]=T1+T2;
pop C M[C] = S[TOS--];
```

- operands implicitly on top-of-stack (TOS)
- ALU operations have zero explicit operands
 - · (plus) code density (top of stack implicit)
 - (minus) memory, pipelining bottlenecks (why?)
- mostly 1960's & 70's
 - x86 uses stack model for FP
 - (bad backward compatibility problem)
 - · JAVA bytecodes also use stack model

University of Notre Dame

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

28

Storage Model: Memory-Memory

```
add C,A,B M[C] = M[A] + M[B];
```

- no registers
 - · (plus) best code density (most compact)
 - Why? Total # of instructions smaller for one...
 - · (minus) large variations in instruction lengths
 - (minus) large variations in work per-instruction
 - (minus) memory bottleneck
- no current machines support memory-memory

University of Notre Dame

3(

Storage Model: Memory-Register

```
load R1,A R1 = M[A];
add R1,B R1 = R1 + M[B];
store C,R1 M[C] = R1;
```

- like an explicit (extended) accumulator
 - · (plus) can have several accumulators at a time
 - · (plus) good code density, easy to decode instructions
- asymmetric operands, asymmetric work per instruction
- 70's and early 80's
 - · IBM 360/370
 - · Intel x86, Motorola 68K

University of Notre Dame

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

On to MIPS

- · MIPS is a register-register machine
- Aside from enhancements we made, 6-instruction is too!

Storage Model: Register-Register (Ld/St)

```
load R1,A R1 = M[A];
load R2,B R2 = M[B];
add R3,R1,R2 R3 = R1 + R2;
store C,R3 M[C] = R3;
```

- load/store architecture: ALU operations on regs only
 - · (minus) poor code density
 - (plus) easy decoding, operand symmetry
 - · (plus) deterministic length ALU operations
 - (plus) fast decoding helps pipelining and superscalar
- 1960's and onwards
 - RISC machines: Alpha, MIPS, PowerPC (but also Cray)

University of Notre Dame

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

3

MIPS Registers (R2000/R3000)

wiips negisters (nzuuu/n	3000
32x32-bit GPRs (General purpose registers)	32 bit

- \$0 = \$zero (therefore only 31 GPRs)
- \$1 = \$at (reserved for assembler)
- \$2 \$3 = \$v0 \$v1 (return values)
- \$4 \$7 = \$a0 \$a3 (arguments)
- \$8 \$15 = \$t0 \$t7 (temporaries)
- \$16 \$23 = \$s0 \$s7 (saved)
- \$24 \$25 = \$t8 \$t9 (more temporaries)
- \$26 \$27 = \$k0 \$k1 (reserved for OS)
- \$28 = \$gp (global pointer)
- \$29 = \$sp (stack pointer)
- \$30 = \$fp (frame pointer)
- \$31 = \$ra (return address)

r₃₁ b_{n-1} ... b₀
PC
HI

es) LO

 \mathbf{r}_{0}

- - 32x32-bit floating point registers (paired double precision)
 - HI, LO, PC
 - · Status, Cause, BadVAddr, EPC

University of Notre Dame

Board digression


- Programmer visibility
- Procedure calls

University of Notre Dame

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

Effect of Byte Addressing

MIPS: Most data items are contained in *words*, a word is 32 bits or 4 bytes. *Registers hold 32 bits of data*



- □ 2³² bytes with byte addresses from 0 to 2³²-1
- □ 2³⁰ words with byte addresses 0, 4, 8, ... 2³²-4
- Words are aligned
- What are the least 2 significant bits of a word address?

University of Notre Dame

Memory Organization

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA


Addressable unit:

- smallest number of consecutive bits (word length) can be accessed in a single operation
- Example, n=8, byte addressable

Given 1K bit memory, 16 bit word addressable:

How many words?

How many address bits?



 (n^*2^k) bits = (n^*2^{k-3}) bytes

MIPS uses byte-addressable memory

University of Notre Dame

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

36

A View from 10 Feet Above

- Instructions are characterized into basic types
- · Each type interpret a 32-bit instruction differently
- · 3 types of instructions:
 - R type
 - I type
 - J type
- Look at both assembly and machine code
- In other words:
 - As seen with Add, instruction encoding broken down into X different fields
 - With MIPS, only 3 ways X # of bits arranged
 - Think about datapath: Why might this be good?




CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

38

R-Type: Assembly and Machine Format

☐ R-type: All operands are in registers



Machine:


B: 000000 00111 01000 01001 xxxxx 100000 D: 0 7 8 9 x 32

University of Notre Dame

I-Type Instructions

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

• I-type: One operand is an immediate value and others are in registers



B: 001000 10001 10010 000000010000000 D: 8 17 18 128

University of Notre Dame

R-type Instructions

- ☐ All instructions have 3 operands
- ☐ All operands must be registers
- Operand order is fixed (destination first)
- Example:

C code: A = B - C;

(Assume that A, B, C are stored in registers s0, s1, s2.)

MIPS code: sub \$s0, \$s1, \$s2

Machine code:

- Other R-type instructions
 - addu, mult, and, or, sll, srl, ...


University of Notre Dame

CSE 30321 - Lecture 07 - Introduction to the MIPS ISA

40

I-Type Instructions: Another Example

• I-type: One operand is an immediate value and others are in registers



How about load the next word in memory?

