

3. Course Objectives Course Outcomes & Topic Outcome

COURSE OBJECTIVES

- To introduce components such as diodes, BJTs and FETs.
- To know the applications of components.
- To know the switching characteristics of components
- To give understanding of various types of amplifier circuits

COURSE OUTCOMES

At the end of the course, the student will be able to:

CO1: Interpret various applications of diode.

CO2: Classify various configurations and biasing technique of BJT.

CO3: Discuss operation, biasing and applications of JFET.

CO4: Demonstrate special purpose devices.

CO5: Distinguish various low frequency BJT amplifiers.

CO6: Design and analyze FET amplifier.

Topic Outcome		
Sr. No	Topic to be covered	At the end student will be able to
1	UNIT 1: DIODE AND APPLICATIONS Semiconductor	Define semiconductor and its type.
2	Charge densities in p type and n type semiconductor	Describe charge densities in p type and n type semiconductor
3	Diode - Static and Dynamic resistances, Equivalent circuit, Load line analysis	Relate Static and Dynamic resistances, Equivalent circuit, Discuss load line analysis
4	Diffusion and Transition Capacitances	State diffusion and transition capacitance
5	Diode Applications: Switch-Switching times	State Switching times
6	Rectifier - Half Wave Rectifier	Construct half wave rectifier
7	Full Wave Rectifier, Bridge Rectifier,	Construct rectifiers
8	Tutorial - rectifiers	Summarize rectifiers
9	Rectifiers with Capacitive and Inductive Filters	Sketch Rectifiers with Capacitive and Inductive Filters
10	Clippers-Clipping at two independent levels	Show Clipping at two independent levels
11	Clamper-Clamping Circuit Theorem	Describe clamping circuit theorem
12	Clamping Operation, Types of Clampers.	State types of clampers
13	UNIT 2: Bipolar Junction Transistor Principle of Operation	Explain operation of BJT
14	Common Emitter	Discuss common emitter
15	Common Base and Common Collector Configurations	Discuss common base & common collector configurations
16	Transistor as a switch	Examine Transistor as a switch
17	switching times	State switching times of transistor
18	Transistor Biasing and Stabilization - Operating point, DC & AC load lines,	Summarize Operating point, DC & AC load lines
19	Transistor Biasing and Stabilization - Operating point, DC & AC load lines,	Summarize Operating point, DC & AC load lines
20	Biasing - Fixed Bias	Illustrate fixed bias
21	Self Bias	Illustrate self bias
22	Bias Stability	Illustrate stability
23	Problems and revision on biasing methods.	Solve different biasing methods

24	Bias Compensation using Diodes.	Define bias compensation
25	Tutorial – transistor biasing	Summarize transistor biasing
26	UNIT3: Junction Field Effect Transistor (FET) Construction	Construct JFET
27	Principle of Operation	Discuss operation of FET
28	Pinch-Off Voltage & Volt- Ampere Characteristic	Define pinch off voltage & sketch V-I characteristics
29	Comparison of BJT and FET	Compare BJT & FET
30	Biasing of FET	List biasing of FET
31	Biasing of FET	Summarize basing of FET
32	FET as Voltage Variable Resistor	Experiment voltage variable resistor
33	Tutorial-biasing of FET	Summarize biasing of FET
34	Special Purpose Devices: Zener Diode – Characteristics	Label Zener Characteristics
35	Voltage Regulator	Show voltage regulator
36	Principle of Operation - SCR,	Discuss SCR
37	Principle of Operation - Tunnel diode	Discuss tunnel diode
38	Principle of Operation - UJT	Discuss UJT
39	Principle of Operation- Varactor Diode.	Discuss varactor diode
40	Tutorial- special purpose diodes	Summarize special purpose diodes
41	UNIT IV- Analysis and Design of Small Signal Low Frequency BJT Amplifiers Transistor Hybrid model	Sketch Transistor Hybrid model
42	Determination of h-parameters from transistor characteristics	Prepare h-parameters from transistor characteristics
43	Typical values of h- parameters in CE, CB and CC configurations	List Typical values of h- parameters in CE, CB and CC configurations
44	Transistor amplifying action	Define Transistor amplifying action
45	Analysis of CE	Analyze CE
46	Analysis of CE	Analyze CE
47	Analysis of CC,CB Amplifier	Analyze CC,CB
48	Tutorial - Analysis of CE	Summarize analysis of CE
49	Examples on analysis	Solve small signal analysis for BJT
50	CE Amplifier with emitter resistance	Relate CE Amplifier with emitter

		resistance
51	low frequency response of BJT Amplifiers	Illustrate low frequency response of BJT Amplifiers
52	low frequency response of BJT Amplifiers	Illustrate low frequency response of BJT Amplifiers
53	Effect of coupling and bypass capacitors on CE Amplifier.	State Effect of coupling and bypass capacitors on CE Amplifier
54	Tutorial- low frequency response of BJT Amplifiers	Summarize low frequency response of BJT Amplifiers
55	UNIT V: FET AMPLIFIERS Small Signal Model	Analyze small signal model
56	Analysis of JFET Amplifiers	Analyze JFET amplifier
57	Analysis of JFET Amplifiers	Analyze JFET amplifier
58	Analysis of CS JFET Amplifiers	Construct CS JFET Amplifiers
59	Analysis of CD,CG JFET Amplifier	Construct CD JFET Amplifiers
60	MOSFET Characteristics in Enhancement & Depletion mode, Basic Concepts of MOS Amplifiers.	Compare MOSFET Characteristics in Enhancement & Depletion mode Explain Basic Concepts of MOS Amplifiers
61	Tutorial- Analysis of JFET Amplifiers	Summarize analysis of JFET amplifier.
62	Feedback amplifiers	Define & list feedback amplifiers
63	Oscillators	Discuss oscillators

4. COURSE PRE-REQUISITES

- a. Engineering Mathematics
- b. Fundamentals of Engineering Physics
- c. Basic Electronics

5. Course Information Sheet

5. a). COURSE DESCRIPTION:

PROGRAMME: B. Tech. (Electronics and Communication Engineering.)	DEGREE: BTECH
COURSE: ELECTRONIC DEVICES AND CIRCUITS	YEAR: II SEM: I CREDITS: 4
COURSE CODE: EC301PC REGULATION: R18	COURSE TYPE: COMPULSARY
COURSE AREA/DOMAIN: Design	CONTACT HOURS: 3 (L) hours/Week.
CORRESPONDING LAB COURSE CODE (IF ANY): YES	LAB COURSE NAME: EDC LAB

5. b). SYLLABUS:

Unit	Details	Hours
I	Diode and Applications: Diode - Static and Dynamic resistances, Equivalent circuit, Load line analysis, Diffusion and Transition Capacitances, Diode Applications: Switch-Switching times. Rectifier - Half Wave Rectifier, Full Wave Rectifier, Bridge Rectifier, Rectifiers with Capacitive and Inductive Filters, Clippers-Clipping at two independent levels, Clamper-Clamping Circuit Theorem, Clamping Operation, Types of Clampers.	9
II	Bipolar Junction Transistor (BJT): Principle of Operation, Common Emitter, Common Base and Common Collector Configurations, Transistor as a switch, switching times, Transistor Biasing and Stabilization - Operating point, DC & AC load lines, Biasing - Fixed Bias, Self Bias, Bias Stability, Bias Compensation using Diodes.	12
III	Junction Field Effect Transistor (FET): Construction, Principle of Operation, Pinch-Off Voltage, Volt- Ampere Characteristic, Comparison of BJT and FET, Biasing of FET, FET as Voltage Variable Resistor. Special Purpose Devices: Zener Diode - Characteristics, Voltage Regulator. Principle of Operation - SCR, Tunnel diode, UJT, Varactor Diode.	13
IV	Analysis and Design of Small Signal Low Frequency BJT Amplifiers: Transistor Hybrid model, Determination of h-parameters from transistor characteristics, Typical values of h-	12

	parameters in CE, CB and CC configurations, Transistor amplifying action, Analysis of CE, CC, CB Amplifiers and CE Amplifier with emitter resistance, low frequency response of BJT Amplifiers, effect of coupling and bypass capacitors on CE Amplifier.	
V	FET Amplifiers: Small Signal Model, Analysis of JFET Amplifiers, Analysis of CS, CD, CG JFET Amplifiers. MOSFET Characteristics in Enhancement and Depletion mode, Basic Concepts of MOS Amplifiers.	6
Contact classes for syllabus coverage		52
Lectures beyond syllabus		2
Classes for gaps & Add-on classes		2
Tutorial classes		7
Total No. of classes		63

5.c). GAPS IN THE SYLLABUS - TO MEET INDUSTRY/PROFESSION REQUIREMENTS:

S.NO.	DESCRIPTION	PROPOSED ACTIONS	No. of lectures
1	Semiconductors	Video	1
2	Charge densities in p type and n type semiconductor	PPT	1

5.d). TOPICS BEYOND SYLLABUS/ADVANCED TOPICS:

S.NO.	DESCRIPTION	PROPOSED ACTIONS	No. of lectures
1	Feedback amplifier	PPT	1
2	Oscillator	Video	1

5. e). WEB SOURCE REFERENCES:

S	Name of book/ website
a	http://www.nptelvideos.in/search?q=DIODE+AND+APPLICATIONS
b	http://www.nptelvideos.in/search?q=BJT+AMPLIFIER
c	http://www.nptelvideos.in/search?q=FET+AMPLIFIER
d	http://www.nptelvideos.in/search?q=SMALL+SIGNAL+ANALYSIS

5. f). DELIVERY/INSTRUCTIONAL METHODOLOGIES:

<input checked="" type="checkbox"/> CHALK & TALK	<input checked="" type="checkbox"/> STUD. ASSIGNMENT	<input checked="" type="checkbox"/> WEB RESOURCES
<input checked="" type="checkbox"/> LCD/SMART BOARDS	<input checked="" type="checkbox"/> STUD. SEMINARS	<input type="checkbox"/> ADD-ON COURSES

5.g). ASSESSMENT METHODOLOGIES-DIRECT

<input checked="" type="checkbox"/> ASSIGNMENTS	<input checked="" type="checkbox"/> STUD. SEMINARS	<input checked="" type="checkbox"/> TESTS/MODEL EXAMS	<input checked="" type="checkbox"/> UNIV. EXAMINATION
<input type="checkbox"/> STUD. LAB PRACTICES	<input type="checkbox"/> STUD. VIVA	<input type="checkbox"/> MINI/MAJOR PROJECTS	<input type="checkbox"/> CERTIFICATIONS
<input type="checkbox"/> ADD-ON COURSES	<input type="checkbox"/> OTHERS		

5.h). ASSESSMENT METHODOLOGIES-INDIRECT

<input checked="" type="checkbox"/> ASSESSMENT OF COURSE OUTCOMES (BY FEEDBACK, ONCE)	<input checked="" type="checkbox"/> STUDENT FEEDBACK ON FACULTY (TWICE)
<input type="checkbox"/> ASSESSMENT OF MINI/MAJOR PROJECTS BY EXT. EXPERTS	<input type="checkbox"/> OTHERS

5.i). TEXT/REFERENCE BOOKS:

T/R	BOOK TITLE/AUTHORS/PUBLICATION
Text Book	Electronic Devices and Circuits- Jacob Millman, McGraw Hill Education
Text Book	Electronic Devices and Circuits theory– Robert L. Boylestead, Louis Nashelsky, 11 th Edition, 2009, Pearson.
Reference Book	The Art of Electronics, Horowitz, 3 rd Edition Cambridge University Press
Reference Book	Electronic Devices and Circuits, David A. Bell – 5 th Edition, Oxford.
Reference Book	Pulse, Digital and Switching Waveforms –J. Millman, H. Taub and Mothiki S. Prakash Rao, 2Ed., 2008, Mc Graw Hill.

6. Micro Lesson Plan

Topic wise Coverage [Micro Lesson Plan]			
Sr. No.	Topic	Scheduled date	Actual date
1	UNIT 1: DIODE AND APPLICATIONS Semiconductor		
2	Charge densities in p type and n type semiconductor		
3	Diode - Static and Dynamic resistances, Equivalent circuit, Load line analysis		
4	Diffusion and Transition Capacitances		
5	Diode Applications: Switch-Switching times		
6	Rectifier - Half Wave Rectifier		
7	Full Wave Rectifier, Bridge Rectifier,		
8	Tutorial - rectifiers		
9	Rectifiers with Capacitive and Inductive Filters		
10	Clippers-Clipping at two independent levels		
11	Clamper-Clamping Circuit Theorem		
12	Clamping Operation, Types of Clampers.		
13	UNIT 2: Bipolar Junction Transistor Principle of Operation		
14	Common Emitter		
15	Common Base and Common Collector Configurations		
16	Transistor as a switch		
17	switching times		
18	Transistor Biasing and Stabilization - Operating point, DC & AC load lines,		
19	Transistor Biasing and Stabilization - Operating point, DC & AC load lines,		



20	Biasing - Fixed Bias		
21	Self Bias		
22	Bias Stability		
23	Problems and revision on biasing methods.		
24	Bias Compensation using Diodes.		
25	Tutorial – transistor biasing		
26	UNIT3: Junction Field Effect Transistor (FET) Construction		
27	Principle of Operation		
28	Pinch-Off Voltage & Volt- Ampere Characteristic		
29	Comparison of BJT and FET		
30	Biasing of FET		
31	Biasing of FET		
32	FET as Voltage Variable Resistor		
33	Tutorial-biasing of FET		
34	Special Purpose Devices: Zener Diode – Characteristics		
35	Voltage Regulator		
36	Principle of Operation - SCR,		
37	Principle of Operation - Tunnel diode		
38	Principle of Operation - UJT		
39	Principle of Operation- Varactor Diode.		
40	Tutorial- special purpose diodes		
41	UNIT IV- Analysis and Design of Small Signal Low Frequency BJT Amplifiers Transistor Hybrid model		
42	Determination of h-parameters from transistor characteristics		

43	Typical values of h- parameters in CE, CB and CC configurations		
44	Transistor amplifying action		
45	Analysis of CE		
46	Analysis of CE		
47	Analysis of CC,CB Amplifier		
48	Tutorial - Analysis of CE		
49	Examples on analysis		
50	CE Amplifier with emitter resistance		
51	low frequency response of BJT Amplifiers		
52	low frequency response of BJT Amplifiers		
53	Effect of coupling and bypass capacitors on CE Amplifier.		
54	Tutorial- low frequency response of BJT Amplifiers		
55	UNIT V: FET AMPLIFIERS Small Signal Model		
56	Analysis of JFET Amplifiers		
57	Analysis of JFET Amplifiers		
58	Analysis of CS JFET Amplifiers		
59	Analysis of CD,CG JFET Amplifier		
60	MOSFET Characteristics in Enhancement & Depletion mode, Basic Concepts of MOS Amplifiers.		
61	Tutorial- Analysis of JFET Amplifiers		
62	Feedback amplifiers		
63	Oscillators		

7. Teaching Schedule

Subject		ELECTRONIC DEVICES AND CIRCUITS				
Text Books (to be purchased by the Students)						
Book 1	Millman's Electronic Devices and Circuits – J. Millman, C.C.Halkias,and Satyabrata Jit, 2 Ed.,1998, TMH.					
Book 2	Electronic Devices and Circuits – Mohammad Rashid, Cengage Learning, 2013					
Reference Books						
Book 3	Electronic Devices and Circuits – S.Salivahanan, N.Suresh Kumar, A.Vallavaraj, 2 Ed., 2008, TMH.					
Book 4	Electronic Devices and Circuits – R.L. Boylestad and Louis Nashelsky,9 Ed., 2006, PEI/PHI.					
Unit	Topic	Chapters Nos				No of classes
		Book 1	Book 2	Book 3	Book 4	
I	P-N Junction Diode	1	1	1	1	9
	Rectifiers and Filters	8		7	11	
II	Bipolar Junction Transistor		9	6	6	12
III	Field Effect Transistor		13	9		13
	Special Purpose Electronic Devices	10		5	5	
IV	Bipolar Junction Transistor amplifier		9	6	6	12
V	Field Effect Transistor		13	9		6
Contact classes for syllabus coverage					52	
Lectures beyond syllabus and gaps in syllabus					4	
Tutorial classes					7	
Total No. of classes					63	

11. MID exam Descriptive Question Papers

 KG Reddy College of Engineering & Technology (Approved by AICTE, New Delhi, Affiliated to JNTUH, Hyderabad) Chilkur (Village), Moinabad (Mandal), R. R Dist, TS-501504 		College Code	
		QM	
Name of the Exam:	I Mid Examinations		Marks: 10
Year-Sem& Branch:	II-I & ECE	Duration:	60 Min
Subject:	Electronic Devices & Circuits	Date & Session	14-09-19 FN
Answer ANY TWO of the following Questions			2X5=10



Q.NO	Question	Bloom's Taxonomy Level	Course Outcome
1	a) Discuss depletion region at p-n junction? Compare the effect of forward and reverse biasing of p-n junction on the depletion region along with necessary diagrams.	Understanding	CO1
2	a) Sketch the necessary waveforms, explain the input and output characteristics of a BJT in CE configuration.	Apply & Understanding	CO2
3	a) Define the following terms and show the equations with respect to half-wave rectifier: i) Ripple factor ii) Peak inverse voltage iii) Rectification efficiency iv) % Regulation.	Knowledge & Apply	CO1
4	a) Demonstrate DC & AC load line for transistor.	Understanding	CO2

II B.TECH I SEM (R18) ECE I MID EXAMINATIONS, SEPTEMBER-2019

SUBJECT NAME: ELECTRONIC DEVICES & CIRCUITS

OBJECTIVE EXAM

NAME _____ HALL TICKET NO

					A				
--	--	--	--	--	---	--	--	--	--

Answer all the questions. All questions carry equal marks. Time: 20min. 10 marks.

I choose correct alternative:

1.	In a PN junction with no external voltage, the electric field between acceptor and donor ions is called a	[]
	A. Peak B. Barrier C. Threshold D. Path	
2.	For a P-N junction diode, the current in reverse bias may be	[]
	A. Few miliamperes B. Between 0.2 A and 15 A C. Few amperes D. Few micro or nano amperes	
3.	The maximum efficiency of a half-wave rectifier is	[]
	A. 40.6 % B. 81.2 % C. 50 % D. 25 %	
4.	Which of the following is not a necessary component in a clamper circuit?	[]
	A) Diode B) Capacitor C) Resistor D) Independent DC Supply	
5.	Consider the following statements: A clamper circuit 1. Adds or subtracts a dc voltage to a waveform 2. does not change the waveform 3. Amplifies the waveform, Which are correct?	[]
	A) 1, 2 B) 1, 3 C) 1, 2, 3 D) 2, 3	
6.	The base of a transistor is doped	[]
	A. heavily B. moderately C. lightly D. none of the above	
7.	In a transistor	[]
	A. $I_C = I_E + I_B$ B. $I_B = I_C + I_E$ C. $I_E = I_C - I_B$ D. $I_E = I_C + I_B$	
8.	In which region a transistor acts as an open switch?	[]
	A. cut off region B. inverted region C. active region D. saturated region	
9.	The relation between β and α is	[]
	A. $\beta = 1 / (1 - \alpha)$ B. $\beta = (1 - \alpha) / \alpha$ C. $\beta = \alpha / (1 - \alpha)$ D. $\alpha / (1 + \alpha)$	
10.	Where should be the bias point set in order to make transistor work as an	[]

	amplifier?			
A) Cut off	B) Active	C) Saturation	D) Cut off and Saturation	

II Fill in the Blanks:

11.	A circuit that removes positive or negative parts of waveform is called _____.
12.	A circuit that adds positive or negative dc voltage to an input sine wave is called _____.
13.	Transformer utilization factor of a centre tapped full wave rectifier is _____
14.	Reverse recovery time for a diode is _____.
15.	Ripple factor of bridge full wave rectifier is _____.
16.	The most commonly used transistor configuration is arrangement
17.	The phase difference between the input and output voltages in a common base arrangement is
18.	In a transistor, signal is transferred from aresistance to resistance circuit.
19.	A heat sink is generally used with a transistor to
20.	Voltage-divider bias provides

000



ANS FOR MCQS

- 1) Barrier
- 2) Few micro or nano amperes
- 3) 40.6 %
- 4) Independent DC Supply
- 5) 1, 2
- 6) Lightly
- 7) $I_E = I_C + I_B$
- 8) cut off region
- 9) $\beta = \alpha / (1 - \alpha)$
- 10) Active

ANS FOR FILL IN THE BLANKS:

- 1) Clipper
- 2) Clamper
- 3) 0.693
- 4) Storage time + transition time
- 5) 0.48
- 6) CE
- 7) 0°
- 8) Low resistance to high resistance
- 9) Prevent excessive temperature rise
- 10) a stable Q point

12. MID exam Objective Question papers

 KG REDDY College of Engineering & Technology		KG Reddy College of Engineering & Technology (Approved by AICTE, New Delhi, Affiliated to JNTUH, Hyderabad) Chilkur (Village), Moinabad (Mandal), R. R Dist, TS-501504		 Accredited by NAAC		College Code	
						QM	
Name of the Exam:		II Mid Examinations				Marks:	10
Year-Sem & Branch:		II-I & ECE		Duration:		60 Min	
Subject:		Electronic Devices & Circuits		Date & Session			
Answer ANY TWO of the following Questions						2X5=10	

Q.NO	Question	Bloom's Taxonomy Level	Course Outcome
1	a) Describe principal of operation of N-CH JFET.	knowledge	C03
2	a) Analyze CE amplifier using H- model	Analyze	C04
3	a) Describe effect of bypass capacitor on low frequency.	Understand	C04
4	a) Discuss the followings <ul style="list-style-type: none"> • CS amplifier analysis • Enhancement MOSFET. 	Understand	C05

II B.TECH I SEM (R18) ECE II MID EXAMINATIONS, NOV-2019

SUBJECT NAME: ELECTRONIC DEVICES & CIRCUITS

OBJECTIVE EXAM

NAME _____ HALL TICKET NO _____

					A				
--	--	--	--	--	---	--	--	--	--

Answer all the questions. All questions carry equal marks. Time: 20min. 10 marks.

I choose correct alternative:

1.	Which are the majority charge carriers in P-channel JFET by enhancing the flow of current between two N-regions or gates?			[]
A. Holes		B. Electrons	C. Both a & b	D. None of the above
2.	The passage of majority charge carriers from source to drain terminal takes place through the channel only after an application			[]
A. Drain to Source Voltage (VDS)		B. Gate to Source Voltage (VGS)	C. Gate to Gate Voltage (VGG)	D. Drain to Drain Voltage (VDD)
3.	A JFET is a driven device			[]
A. current		B. voltage	C. both current and voltage	D. none of the above
4.	Which of the h-parameters corresponds to r_e in a common-base configuration?			[]
A) h_{ib}		B) h_{fb}	C) h_{rb}	D) h_{ob}
5.	An emitter-follower is also known as a			[]
A) common-emitter amplifier.		B) common-base amplifier	C) common-collector amplifier	D) Darlington pair.
6.	A common-emitter amplifier has _____ voltage gain, _____ current gain, _____ power gain, and _____ input impedance.			[]
A. high, low, high, low		B. high, high, high, low	C. high, high, high, high	D. low, low, low, high
7.	What is the unit of the parameter h_o ?			[]
A. Volt		B. Ohm	C. Siemen	D. No unit
8.	Ideal maximum voltage gain for common drain amplifier is			[]
A. 0		B. 1	C. 0.5	D. 2

9.	The gate of a JFET is biased			[]
A. reverse		B. forward	C. reverse as well as forward	D. none of the above
10.	The ratio of output current to input voltage by keeping output voltage constant is known as -----			[]
A. transconductance		B. dynamic drain resistance	C. amplification factor	D. None of the above

II Fill in the Blanks:

11.	Breakdowns in Zener are &
12.	The control element of an SCR is Terminal.
13.	An SCR has semiconductor layers.
14.	Range of frequencies between lower critical frequency and upper critical frequency is called.....
15.	Capacitive reactance and frequency are proportional.
16.	The low frequency response of an amplifier is determined by the part of
17.	Relation between transconductance, dynamic drain resistance and amplification factor is
18.	Voltage gain of common source amplifier is
19.	Gate is insulated from channel by a layer of SiO ₂ is in
20.	MOSFET stands for

ANS FOR MCQS

- 1) Holes
- 2) Drain to Source Voltage (V_{DS})
- 3) Voltage
- 4) H_{ib}
- 5) common-collector amplifier
- 6) high, high, high, low
- 7) Siemen
- 8) 1
- 9) Reverse
- 10) transconductance

ANS FOR FILL IN THE BLANKS:

- 1) Zener and avalanche
- 2) Gate
- 3) Four
- 4) Bandwidth
- 5) Inversely
- 6) Coupling capacitor
- 7) $g_m * r_d = \mu$
- 8) $g_m * R_D$
- 9) MOSFET
- 10) Metal oxide semiconductor FET.

13). Assignment Topics Unit wise

Unit1: DIODE AND APPLICATIONS

1. PN JUNCTION WITH NO APPLIED VOLTAGE OR OPEN CIRCUIT CONDITION:

In a piece of sc, if one half is doped by p type impurity and the other half is doped by n type impurity, a PN junction is formed. The plane dividing the two halves or zones is called PN junction. As shown in the fig the n type material has high concentration of free electrons, while p type material has high concentration of holes. Therefore at the junction there is a tendency of free electrons to diffuse over to the P side and the holes to the N side. This process is called diffusion. As the free electrons move across the junction from N type to P type, the donor atoms become positively charged. Hence a positive charge is built on the N-side of the junction. The free electrons that cross the junction uncover the negative acceptor ions by filling the holes. Therefore a negative charge is developed on the p –side of the junction..This net negative charge on the p side prevents further diffusion of electrons into the p side. Similarly the net positive charge on the N side repels the hole crossing from p side to N side. Thus a barrier is set up near the junction which prevents the further movement of charge carriers i.e. electrons and holes. As a consequence of induced electric field across the depletion layer, an electrostatic potential difference is established between P and N regions, which are called the potential barrier, junction barrier, diffusion potential or contact potential, V_o . The magnitude of the contact potential V_o varies with doping levels and temperature. V_o is 0.3V for Ge and 0.72 V for Si.




Fig 1.6: Symbol of PN Junction Diode

The electrostatic field across the junction caused by the positively charged N-Type region tends to drive the holes away from the junction and negatively charged p type regions tend to drive the electrons away from the junction. The majority holes diffusing out of the P region leave behind negatively charged acceptor atoms bound to the lattice, thus exposing a negative space charge in a previously neutral region. Similarly electrons diffusing from the N region expose positively ionized donor atoms and a double space charge builds up at the junction as shown in the fig. 1.7a





Fig 1.7a

It is noticed that the space charge layers are of opposite sign to the majority carriers diffusing into them, which tends to reduce the diffusion rate. Thus the double space of the layer causes an electric field to be set up across the junction directed from N to P regions, which is in such a direction to inhibit the diffusion of majority electrons and holes as illustrated in fig 1.7b. The shape of the charge density, ρ , depends upon how diode is doped. Thus the junction region is depleted of mobile charge carriers. Hence it is called depletion layer, space region, and transition region. The depletion region is of the order of $0.5\mu\text{m}$ thick. There are no mobile carriers in this narrow depletion region. Hence no current flows across the junction and the system is in equilibrium. To the left of this depletion layer, the carrier concentration is $p = N_A$ and to its right it is $n = N_D$.



2. FORWARD BIASED JUNCTION DIODE

When a diode is connected in a **Forward Bias** condition, a negative voltage is applied to the N-type material and a positive voltage is applied to the P-type material. If this external voltage becomes greater than the value of the potential barrier, approx. 0.7 volts for silicon and 0.3 volts for germanium, the potential barriers opposition will be overcome and current will start to flow. This is because the negative voltage pushes or repels electrons towards the junction giving them the energy to cross over and combine with the holes being pushed in the opposite direction towards the junction by the positive voltage. This results in a characteristics curve of zero current flowing up to this voltage point, called the "knee" on the static curves and then a high current flow through the diode with little increase in the external voltage as shown below.

Forward Characteristics Curve for a Junction Diode




Fig 1.8a: Diode Forward Characteristics

The application of a forward biasing voltage on the junction diode results in the depletion layer becoming very thin and narrow which represents a low impedance path through the junction thereby allowing high currents to flow. The point at which this sudden increase in current takes place is represented on the static I-V characteristics curve above as the "knee" point.

Forward Biased Junction Diode showing a Reduction in the Depletion Layer




Fig 1.8b: Diode Forward Bias

This condition represents the low resistance path through the PN junction allowing very large currents to flow through the diode with only a small increase in bias voltage. The actual potential difference across the junction or diode is kept constant by the action of the depletion layer at approximately 0.3v for germanium and approximately 0.7v for silicon junction diodes. Since the diode can conduct "infinite" current above this knee point as it effectively becomes a short circuit, therefore resistors are used in series with the diode to limit its current flow. Exceeding its maximum forward current specification causes the device to dissipate more power in the form of heat than it was designed for resulting in a very quick failure of the device.

3. PN JUNCTION UNDER REVERSE BIAS CONDITION

Reverse Biased Junction Diode

When a diode is connected in a **Reverse Bias** condition, a positive voltage is applied to the N-type material and a negative voltage is applied to the P-type material. The positive voltage applied to the N- type material attracts electrons towards the positive electrode and away from the junction, while the holes in the P-type end are also attracted away from the junction towards the negative electrode. The net result is that the depletion layer grows wider due to a lack of electrons and holes and presents a high impedance path, almost an insulator. The result is that a high potential barrier is created thus preventing current from flowing through the semiconductor material.




Fig 1.9a: Diode Reverse Bias

This condition represents a high resistance value to the PN junction and practically zero current flows through the junction diode with an increase in bias voltage. However, a very small **leakage current** does flow through the junction which can be measured in microamperes, (μA).

One final point, if the reverse bias voltage V_r applied to the diode is increased to a sufficiently high enough value, it will cause the PN junction to overheat and fail due to the avalanche effect around the junction.

This may cause the diode to become shorted and will result in the flow of maximum circuit current and this shown as a step downward slope in the reverse static characteristics curve below.

Reverse Characteristics Curve for a Junction Diode




Fig 1.9b: Diode Reverse Characteristics

Sometimes this avalanche effect has practical applications in voltage stabilizing circuits where a series limiting resistor is used with the diode to limit this reverse breakdown current to a preset maximum value thereby producing a fixed voltage output across the diode. These types of diodes are commonly known as **Zener Diodes**

4. HALF-WAVE RECTIFIER and FULL WAVE RECTIFIER:

A Half – wave rectifier as shown in **fig 1.2** is one, which converts a.c. voltage into a pulsating voltage using only one half cycle of the applied a.c. voltage.




Fig 1.2: Basic structure of Half-Wave Rectifier

The a.c. voltage is applied to the rectifier circuit using step-down transformer-rectifying element i.e., p- n junction diode and the source of a.c. voltage, all connected in series. The a.c. voltage is applied to the rectifier circuit using step-down transformer




fig 3 Input and output waveforms of a Half wave rectifier

$$V = V_m \sin(\omega t)$$



The input to the rectifier circuit, Where V_m is the peak value of secondary a.c. voltage.

Operation:

For the positive half-cycle of input a.c. voltage, the diode D is forward biased and hence it conducts. Now a current flows in the circuit and there is a voltage drop across R_L . The waveform of the diode current (or) load current is shown in **fig 3**. For the negative half-cycle of input, the diode D is reverse biased and hence it does not Conduct. Now no current flows in the circuit i.e., $i=0$ and $V_o=0$. Thus for the negative half- cycle no power is delivered to the load.

FULL WAVE RECTIFIER:

A full-wave rectifier converts an ac voltage into a pulsating dc voltage using both half cycles of the applied ac voltage. In order to rectify both the half cycles of ac input, two diodes are used in this circuit. The diodes feed a common load R_L with the help of a center-tap transformer. A center-tap transformer is the one, which produces two sinusoidal waveforms of same magnitude and frequency but out of phase with respect to the ground in the secondary winding of the transformer. The full wave rectifier is shown in the **fig 4** below




During positive half of the input signal, anode of diode D_1 becomes positive and at the same time the anode of diode D_2 becomes negative. Hence D_1 conducts and D_2 does not conduct. The load current flows through D_1 and the voltage drop across R_L will be equal to the input voltage. During the negative half cycle of the input, the anode of D_1 becomes negative and the anode of D_2 becomes positive. Hence, D_1 does not conduct and D_2 conducts. The load current flows through D_2 and the voltage drop across R_L will be equal to the input voltage. It is noted that the load current flows in the both the half cycles of ac voltage and in the same direction through the load resistance.

5. BRIDGE RECTIFIER.


Another type of circuit that produces the same output waveform as the full wave rectifier circuit above, is that of the **Full Wave Bridge Rectifier**. This type of single phase rectifier uses four individual rectifying diodes connected in a closed loop "bridge" configuration to produce the desired output. The main advantage of this bridge circuit is that it does not require a special centre tapped transformer, thereby reducing its size and cost. The single secondary winding is connected to one side of the diode bridge network and the load to the other side as shown below.

The Diode Bridge Rectifier




The four diodes labelled D_1 to D_4 are arranged in "series pairs" with only two diodes conducting current during each half cycle. During the positive half cycle of the supply, diodes D_1 and D_2 conduct in series while diodes D_3 and D_4 are reverse biased and the current flows through the load as shown below (fig 7).

The Positive Half-cycle



The Negative Half-cycle

During the negative half cycle of the supply, diodes **D3** and **D4** conduct in series (fig 8), but diodes **D1** and **D2** switch "OFF" as they are now reverse biased. The current flowing through the load is the same direction as before.



As the current flowing through the load is unidirectional, so the voltage developed across the load is also unidirectional the same as for the previous two diode full-wave rectifier, therefore the average DC

Voltage across the load is $0.637V_{\max}$. However in reality, during each half cycle the current flows through two diodes instead of just one so the amplitude of the output voltage is two voltage drops ($2 \times 0.7 = 1.4V$) less than the input V_{\max} amplitude. The ripple frequency is now twice the supply frequency (e.g. 100Hz for a 50Hz supply)

Therefore, the following expressions are same as that of full wave rectifier.

a) Average current $I_{dc} = \frac{2I_m}{\pi}$

b) RMS current $I_{rms} = \frac{I_m}{\sqrt{2}}$

c) DC output voltage (no.load) $V_{DC} = \frac{2V_m}{\pi}$

d) Ripple factor $\gamma = 0.482$

e) Rectification efficiency $= \eta = 0.812$

f) DC output voltage full load.

$$= V_{DCFL} = \frac{2V_m}{\pi} - I_{dc}(R_s + 2R_f); \quad \text{i.e., less by one diode loss.}$$

TUF of both primary & secondary are 0.812 therefore TUF overall is 0.812 (better than FWR with 0.693)

Unit2: BIPOLAR JUNCTION TRANSISTOR

1. CONSTRUCTION OF BJT AND ITS SYMBOLS

The **Bipolar Transistor** basic construction consists of two PN-junctions producing three connecting terminals with each terminal being given a name to identify it from the other two. These three terminals are known and labelled as the **Emitter (E)**, the **Base (B)** and the **Collector (C)** respectively. There are two basic types of bipolar transistor construction, **PNP** and **NPN**, which basically describes the physical arrangement of the P-type and N-type semiconductor materials from which they are made.

Transistors are three terminal active devices made from different semiconductor materials that can act as either an insulator or a conductor by the application of a small signal voltage. The transistor's ability to change between these two states enables it to have two basic functions: "switching" (digital electronics) or "amplification" (analogue electronics). Then bipolar transistors have the ability to operate within three different regions:

1. **Active Region** - the transistor operates as an amplifier and $I_c = \beta \cdot I_b$
2. **Saturation** - the transistor is "fully-ON" operating as a switch and $I_c = I(\text{saturation})$
3. **Cut-off** - the transistor is "fully-OFF" operating as a switch and $I_c = 0$

Bipolar Transistors are current regulating devices that control the amount of current flowing through them in proportion to the amount of biasing voltage applied to their base terminal acting like a current-controlled switch. The principle of operation of the two transistor types **PNP** and **NPN**, is exactly the same the only difference being in their biasing and the polarity of the power supply for each type(fig 1).




Fig 3.1 Bipolar Junction Transistor Symbol

The construction and circuit symbols for both the **PNP** and **NPN** bipolar transistor are given above with the arrow in the circuit symbol always showing the direction of "conventional current flow" between the base terminal and its emitter terminal. The direction of the arrow always points from the positive P-type region to the negative N-type region for both transistor types, exactly the same as for the standard diode symbol

2. COMMON-BASE CONFIGURATION

Common-base terminology is derived from the fact that the : base is common to both input and output of t configuration. base is usually the terminal closest to or at ground potential. Majority carriers can cross the reverse-biased junction because the injected majority carriers will appear as minority carriers in the n-type material.

All current directions will refer to conventional (hole) flow and the arrows in all electronic symbols have a direction defined by this convention. Note that the applied biasing (voltage sources) are such as to establish current in the direction indicated for each branch.




Fig 3.4 CB Configuration


To describe the behavior of common-base amplifiers requires two set of characteristics:

1. Input or driving point characteristics.
2. Output or collector characteristics

The output characteristics have 3 basic regions:


- Active region –defined by the biasing arrangements
- Cutoff region – region where the collector current is 0A
- Saturation region- region of the characteristics to the left of $V_{CB} = 0V$

Active region	Saturation region	Cut-off region
<ul style="list-style-type: none"> • I_E increased, I_C increased • BE junction forward bias and CB junction reverse bias • Refer to the graf, $I_C \approx I_E$ • I_C not depends on V_{CB} • Suitable region for the transistor working as amplifier 	<ul style="list-style-type: none"> • BE and CB junction is forward bias • Small changes in V_{CB} will cause big different to I_C • The allocation for this region is to the left of $V_{CB} = 0V$. 	<ul style="list-style-type: none"> • Region below the line of $I_E = 0A$ • BE and CB is reverse bias • no current flow at collector, only leakage current



PC)

The curves (output characteristics) clearly indicate that a first approximation to the relationship between I_E and I_C in the active region is given by $I_C \approx I_E$. Once a transistor is in the 'on' state, the base-emitter voltage will be assumed to be $V_{BE} = 0.7V$.



In the dc mode the level of I_C and I_E due to the majority carriers are related by a quantity called alpha

$$\alpha = \alpha_{dc}$$

$$I_C = \alpha I_E + I_{CBO}$$


It can then be summarized to $I_C = \alpha I_E$ (ignore I_{CBO} due to small value)

For ac situations where the point of operation moves on the characteristics curve, an ac alpha defined by α_{ac} . Alpha is a common base current gain factor that shows the efficiency by calculating the current percent from current flow from emitter to collector. The value of α is typically from 0.9 ~ 0.998.

3. TRANSISTOR AS AN AMPLIFIER


Common-Emitter Configuration

It is called common-emitter configuration since : emitter is common or reference to both input and output terminals. emitter is usually the terminal closest to or at ground potential. Almost amplifier design is using connection of CE due to the high gain for current and voltage. Two set of characteristics are necessary to describe the behavior for CE ;input (base terminal) and output (collector terminal) parameters. Proper Biasing common-emitter configuration in active region



I_B is microamperes compared to miliamperes of I_C .

I_B will flow when $V_{BE} > 0.7V$ for silicon and $0.3V$ for germanium Before this value I_B is very small and no I_B . Base-emitter junction is forward bias Increasing V_{CE} will reduce I_B for different values.






Fig 3.9a Input characteristics for common-emitter npn transistor




Fig 3.9b Output characteristics for common-emitter npn transistor

For small V_{CE} ($V_{CE} < V_{CESAT}$, I_C increase linearly with increasing of V_{CE} $V_{CE} > V_{CESAT}$ I_C not totally depends on V_{CE} \square constant I_C

$I_B(\mu A)$ is very small compare to I_C (mA). Small increase in I_B cause big increase in I_C $I_B=0$ A \square I_{CEO} occur.

Noticing the value when $I_C=0A$. There is still some value of current flows.

Active region	Saturation region	Cut-off region
<ul style="list-style-type: none"> B-E junction is forward bias C-B junction is reverse bias can be employed for voltage, current and power amplification 	<ul style="list-style-type: none"> B-E and C-B junction is forward bias, thus the values of I_B and I_C is too big. The value of V_{CE} is so small. Suitable region when the transistor as a logic switch. NOT and avoid this region when the transistor as an amplifier. 	<ul style="list-style-type: none"> region below $I_B=0\mu A$ is to be avoided if an undistorted o/p signal is required B-E junction and C-B junction is reverse bias $I_B=0$, I_C not zero, during this condition $I_C=I_{CEO}$ where is this current flow when B-E is reverse bias.

The diagrams show an npn transistor in the cut-off region with $I_B=0$. The collector current I_{CEO} flows from the collector to the emitter. A second diagram shows the base open and collector to emitter, with I_{CEO} flowing from collector to emitter.

4. METHODS OF TRANSISTOR BIASING

1) Fixed bias (base bias)




Fig 4.3 Fixed Biasing Circuit

This form of biasing is also called *base bias*. In the fig 4.3 shown, the single power source (for example, battery) is used for both collector and base of a transistor, although separate batteries can also be used.

In the given circuit, $V_{CC} = I_B R_B + V_{be}$

Therefore, $I_B = (V_{CC} - V_{be})/R_B$

Since the equation is independent of current $I_C R$, $dI_B/dI_C R = 0$ and the stability factor is given by the equation..... reduces to

$$S = 1 + \beta$$

Since β is a large quantity, this is very poor biasing circuit. Therefore in practice the circuit is not used for biasing.

For a given transistor, V_{be} does not vary significantly during use. As V_{CC} is of fixed value, on selection of R the base current I_B is fixed. Therefore this type is called *fixed bias* type of circuit.

Also for given circuit, $V_{CC} = I_C R_C + V_{ce}$

Therefore, $V_{ce} = V_{CC} - I_C R_C$

Merits:

- It is simple to shift the operating point anywhere in the active region by merely changing the base resistor (R_B).
- A very small number of components are required.

Demerits:

- The collector current does not remain constant with variation in temperature or power supply voltage. Therefore the operating point is unstable.
- Changes in V_{be} will change I_B and thus cause R_E to change. This in turn will alter the gain of the stage.
- When the transistor is replaced with another one, considerable change in the value of β can be expected. Due to this change the operating point will shift.

5. *EMITTER-FEEDBACK BIAS:*

The emitter feedback bias circuit is shown in the fig 4.4. The fixed bias circuit is modified by attaching an external resistor to the emitter. This resistor introduces negative feedback that stabilizes the Q-point. From Kirchhoff's voltage law, the voltage across the base resistor is

$$V_{Rb} = V_{CC} - I_e R_e - V_{be}.$$




Fig 4.4 Self Biasing Circuit

From Ohm's law, the base current is

$$I_b = V_{Rb} / R_b.$$

The way feedback controls the bias point is as follows. If V_{be} is held constant and temperature increases, emitter current increases. However, a larger I_e increases the emitter voltage $V_e = I_e R_e$, which in turn reduces the voltage V_{Rb} across the base resistor. A lower base-resistor voltage drop reduces the base current, which results in less collector current because $I_c = \beta I_b$. Collector current and emitter current are related by $I_c = \alpha I_e$ with $\alpha \approx 1$, so increase in emitter current with temperature is opposed, and operating point is kept stable.

Similarly, if the transistor is replaced by another, there may be a change in I_c (corresponding to change in β -value, for example). By similar process as above, the change is negated and operating point kept stable.

For the given circuit,

$$I_B = (V_{CC} - V_{be}) / (R_B + (\beta + 1)R_E).$$

Merits:

The circuit has the tendency to stabilize operating point against changes in temperature and β -value.

Demerits:

- In this circuit, to keep I_C independent of β the following condition must be met:

$$I_C = \beta I_B = \frac{\beta(V_{CC} - V_{be})}{R_B + (\beta + 1)R_E} \approx \frac{(V_{CC} - V_{be})}{R_E}$$

which is approximately the case if $(\beta + 1)R_E \gg R_B$.

- As β -value is fixed for a given transistor, this relation can be satisfied either by keeping R_E very large, or making R_B very low.
- If R_E is of large value, high V_{CC} is necessary. This increases cost as well as precautions necessary while handling.
- If R_B is low, a separate low voltage supply should be used in the base circuit. Using two supplies of different voltages is impractical.
- In addition to the above, R_E causes ac feedback which reduces the voltage gain of the amplifier.

6. COLLECTOR TO BASE BIAS OR COLLECTOR FEED-BACK BIAS:




Fig 4.5 Collector to Base Biasing Circuit

This configuration shown in fig 4.5 employs negative feedback to prevent thermal runaway and stabilize the operating point. In this form of biasing, the base resistor R_B is connected to the collector instead of connecting it to the DC source V_{CC} . So any thermal runaway will induce a voltage drop across the R_C resistor that will throttle the transistor's base current.

From Kirchhoff's voltage law, the voltage V_{R_b} across the base resistor R_b is

$$V_{R_b} = V_{cc} - \overbrace{(I_c + I_b)R_c}^{\text{Voltage drop across } R_c} - \overbrace{V_{be}}^{\text{Voltage at base}}.$$

By the Ebers–Moll model, $I_c = \beta I_b$, and so

$$V_{R_b} = V_{cc} - \overbrace{(\beta I_b + I_b)R_c}^{I_c} - V_{be} = V_{cc} - I_b(\beta + 1)R_c - V_{be}.$$

From Ohm's law, the base current $I_b = V_{R_b}/R_b$, and so

$$\overbrace{I_b R_b}^{V_{R_b}} = V_{cc} - I_b(\beta + 1)R_c - V_{be}.$$

Hence, the base current I_b is

$$I_b = \frac{V_{cc} - V_{be}}{R_b + (\beta + 1)R_c}$$

If V_{be} is held constant and temperature increases, then the collector current I_c increases.

However, a larger I_c causes the voltage drop across resistor R_c to increase, which in turn reduces the

voltage V_{R_b} across the base resistor R_b . A lower base-resistor voltage drop reduces the base current I_b , which results in less collector current I_c . Because an increase in collector current with temperature is opposed, the operating point is kept stable.

Merits:

- Circuit stabilizes the operating point against variations in temperature and β (i.e. replacement of transistor)

Demerits:

- In this circuit, to keep I_c independent of β , the following condition must be met:

$$I_c = \beta I_b = \frac{\beta(V_{cc} - V_{be})}{R_b + R_c + \beta R_c} \approx \frac{(V_{cc} - V_{be})}{R_c}$$

which is the case when

$$\beta R_c \gg R_b.$$

- As β -value is fixed (and generally unknown) for a given transistor, this relation can be satisfied either by keeping R_c fairly large or making R_b very low.
- If R_c is large, a high V_{cc} is necessary, which increases cost as well as precautions necessary while handling.
- If R_b is low, the reverse bias of the collector–base region is small, which limits the range of collector voltage swing that leaves the transistor in active mode.
- The resistor R_b causes an AC feedback, reducing the [voltage gain](#) of the amplifier. This undesirable effect is a trade-off for greater [Q-point](#) stability.

Usage: The feedback also decreases the input impedance of the amplifier as seen from the base, which can be advantageous. Due to the gain reduction from feedback, this biasing form is used only when the trade-off for stability is warranted.

Unit3: JUNCTION FIELD EFFECT TRANSISTOR

1. ZENER DIODES

The **Zener diode** is like a general-purpose signal diode consisting of a silicon PN junction. When biased in the forward direction it behaves just like a normal signal diode passing the rated current, but as soon as a reverse voltage applied across the zener diode exceeds the rated voltage of the device, the diodes breakdown voltage V_B is reached at which point a process called *Avalanche Breakdown* occurs in the semiconductor depletion layer and a current starts to flow through the diode to limit this increase in voltage.

The current now flowing through the zener diode increases dramatically to the maximum circuit value (which is usually limited by a series resistor) and once achieved this reverse saturation current remains fairly constant over a wide range of applied voltages. This breakdown voltage point, V_B is called the "zener voltage" for zener diodes and can range from less than one volt to hundreds of volts.

The point at which the zener voltage triggers the current to flow through the diode can be very accurately controlled (to less than 1% tolerance) in the doping stage of the diodes semiconductor construction giving the diode a specific *zener breakdown voltage*, (V_Z) for example, 4.3V or 7.5V. This zener breakdown voltage on the I-V curve is almost a vertical straight line.




Fig 1.19: Zener diode characteristics

Zener Diode I-V Characteristics

The **Zener Diode** is used in its "reverse bias" or reverse breakdown mode, i.e. the diodes anode connects to the negative supply. From the I-V characteristics curve above, we can see that the zener diode has a region in its reverse bias characteristics of almost a constant negative voltage regardless of the value of the current flowing through the diode and remains nearly constant even with large changes in current as long as the zener diodes current remains between the breakdown current $I_{Z(min)}$ and the maximum current rating $I_{Z(max)}$.

This ability to control itself can be used to great effect to regulate or stabilize a voltage source against supply or load variations. The fact that the voltage across the diode in the breakdown region is almost constant turns out to be an important application of the zener diode as a voltage regulator. The function of a regulator is to provide a constant output voltage to a load connected in parallel with it in spite of the ripples in the supply voltage or the variation in the load current and the zener diode will continue to regulate the voltage until the diodes current falls below the minimum $I_{Z(min)}$ value in the reverse breakdown region.

2 . PRINCIPLE OF OPERATION OF SCR

A **silicon-controlled rectifier** (or **semiconductor-controlled rectifier**) is a four-layer solid state device that controls current. The name "silicon controlled rectifier" or **SCR** is General Electric's trade name for a type of thyristor. The SCR was developed by a team of power engineers led by Gordon Hall and commercialized by Frank W. "Bill" Gutzwiller in 1957. symbol of SCR is given below:




Fig 1.22: symbol of SCR

Construction of SCR

An SCR consists of four layers of alternating P and N type semiconductor materials. Silicon is used as the intrinsic semiconductor, to which the proper dopants are added. The junctions are either diffused or alloyed. The planar construction is used for low power SCRs (and all the junctions are diffused). The mesa type construction is used for high power SCRs. In this case, junction J2 is obtained by the diffusion method and then the outer two layers are alloyed to it, since the PNPN pellet is required to handle large currents. It is properly braced with tungsten or molybdenum plates to provide greater mechanical strength. One of these plates is hard soldered to a copper stud, which is threaded for attachment of heat sink. The doping of PNPN will

depend on the application of SCR, since its characteristics are similar to those of the thyatron. Today, the term thyristor applies to the larger family of multilayer devices that exhibit bistable state-change behaviour, that is, switching either ON or OFF.

The operation of a SCR and other thyristors can be understood in terms of a pair of tightly coupled bipolar junction transistors, arranged to cause the self-latching action. The following figures are construction of SCR, its two transistor model and symbol respectively




Fig 1.23: Construction, Two transistor model of SCR and symbol of SCR

SCR Working Principle




Fig 1.24: Current flow and voltage bias in an SCR

The **SCR** is a four-layer, three-junction and a three-terminal device and is shown in fig.1.24. The end P- region is the anode, the end N-region is the cathode and the inner P-region is the gate. The anode to cathode is connected in series with the load circuit. Essentially the device is a switch. Ideally it remains off (voltage blocking state), or appears to have an infinite impedance until both the anode and gate terminals have suitable positive voltages with respect to the cathode terminal. The thyristor then switches on and current flows and continues to conduct without further gate signals. Ideally the thyristor has zero impedance in conduction state. For switching off or reverting to the blocking state, there must be no gate signal and the anode current must be reduced to zero. Current can flow only in one direction.

In absence of external bias voltages, the majority carrier in each layer diffuses until there is a built-in voltage that retards further diffusion. Some majority carriers have enough energy to cross the barrier caused by the retarding electric field at each junction. These carriers then become minority carriers and can recombine with majority carriers. Minority carriers in each layer can be accelerated across each junction by the fixed field, but because of absence of external circuit in this case the sum of majority and minority carrier currents must be zero.

A voltage bias, as shown in figure, and an external circuit to carry current allow internal currents which include the following terms:

The current I_x is due to

- Majority carriers (holes) crossing junction J_1
- Minority carriers crossing junction J_1
- Holes injected at junction J_2 diffusing through the N-region and crossing junction J_1 and
- Minority carriers from junction J_2 diffusing through the N-region and crossing junction J_1 .

V-I characteristics of SCR:




Fig 1.25: V-I characteristics of SCR

As already mentioned, the **SCR** is a four-layer device with three terminals, namely, the anode, the cathode and the gate. When the anode is made positive with respect to the cathode, junctions J_1 and J_3 are forward biased and junction J_2 is reverse-biased and only the leakage current will flow through the device. The SCR is then said to be in the forward blocking state or in the forward mode or off state. But when the cathode is made positive with respect to the anode, junctions J_1 and J_3 are reverse-biased, a small reverse leakage current will flow through the SCR and the SCR is said to be in the reverse blocking state or in reverse mode.

When the anode is positive with respect to cathode i.e. when the SCR is in forward mode, the SCR does not conduct unless the forward voltage exceeds certain value, called the forward breakover voltage, V_{FB0} . In non-conducting state, the current through the SCR is the leakage current which is very small and is negligible. If a positive gate current is supplied, the SCR can become conducting at a voltage much lesser than forward break-over voltage. The larger the gate current, lower the break-over voltage. With sufficiently large gate current, the SCR behaves identical to PN rectifier. Once the SCR is switched on, the forward voltage drop across it is suddenly reduced to very small value, say about 1 volt. In the conducting or on-state, the current through the SCR is limited by the external impedance.

When the anode is negative with respect to cathode, that is when the SCR is in reverse mode or in blocking state no current flows through the SCR except very small leakage current of the order of few micro-amperes, but if the reverse voltage is increased beyond a certain value, called the reverse break- over voltage, V_{RBO} avalanche break down takes place. Forward break-over voltage V_{FB0} is usually higher than reverse breakover voltage, V_{RBO} .

From the foregoing discussion, it can be seen that the SCR has two stable and reversible operating states. The change over from off-state to on-state, called turn-on, can be achieved by increasing the forward voltage beyond V_{FB0} . A more convenient and useful method of turn-on the device employs the gate drive. If the forward voltage is less than the forward break-over voltage, V_{FB0} , it can be turned-on by applying a positive voltage between the gate and the cathode. This method is called the gate control. Another very important feature of the gate is that once the SCR is triggered to on-state the gate loses its control.

The switching action of gate takes place only when

- (i) SCR is forward biased i.e. anode is positive with respect to cathode, and
- (ii) Suitable positive voltage is applied between the gate and the cathode.

Once the SCR has been switched on, it has no control on the amount of current flowing through it. The current through the SCR is entirely controlled by the external impedance connected in the circuit and the applied voltage. There is, however, a very small, about 1 V, potential drop across the SCR. The forward current through the SCR can be reduced by reducing the applied voltage or by increasing the circuit impedance. There is, however, a minimum forward current that must be maintained to keep the SCR in conducting state. This is called the holding current rating of SCR. If the current through the SCR is reduced below the level of holding current, the device returns to off-state or blocking state.

The SCR can be switched off by reducing the forward current below the level of holding current which may be done either by reducing the applied voltage or by increasing the circuit impedance.

Note : The gate can only trigger or switch-on the SCR, it cannot switch off.

Alternatively the SCR can be switched off by applying negative voltage to the anode (reverse mode), the SCR naturally will be switched off.

Here one point is worth mentioning, the SCR takes certain time to switch off. The time, called the turn- off time, must be allowed before forward voltage may be applied again otherwise the device will switch-on with forward voltage without any gate pulse. The turn-off time is about 15 micro-seconds, which is immaterial when dealing with power frequency, but this becomes important in the inverter circuits, which are to operate at high frequency.

Merits of SCR

1. Very small amount of gate drive is required.
2. SCRs with high voltage and current ratings are available.
3. On state losses of SCR are less.

Demerits of SCR

1. Gate has no control, once SCR is turned on.
2. External circuits are required for turning it off.
3. Operating frequencies are low.
4. Additional protection circuits are required.

Application of SCRs

SCRs are mainly used in devices where the control of high power, possibly coupled with high voltage, is demanded. Their operation makes them suitable for use in medium to high-voltage AC power control applications, such as lamp dimming, regulators and motor control.

3. CONSTRUCTION AND OPERATION OF N- CHANNEL FET

If the gate is an N-type material, the channel must be a P-type material.

CONSTRUCTION OF N-CHANNEL JFET




Fig 5.2 Construction of N-Channel JFET

A piece of N- type material, referred to as channel has two smaller pieces of P-type material attached to its sides, forming PN junctions. The channel ends are designated as the drain and source. And the two pieces of P-type material are connected together and their terminal is called the gate. Since this channel is in the N-type bar, the FET is known as N-channel JFET.

OPERATION OF N-CHANNEL JFET:-

The overall operation of the JFET is based on varying the width of the channel to control the drain current.


A piece of N type material referred to as the channel, has two smaller pieces of P type material attached to its sites, farming PN –Junctions. The channel’s ends are designated the drain and the source. And the two pieces of P type material are connected together and their terminal is called the gate. With the gate terminal not connected and the potential applied positive at the drain negative at the source a drain current I_d flows. When the gate is biased negative with respect to the source the PN junctions are reverse biased and depletion regions are formed. The channel is more lightly doped than the P type gate blocks, so the depletion regions penetrate deeply into the channel. Since depletion region is a region depleted of charge carriers it behaves as an Insulator. The result is that the channel is narrowed. Its resistance is increased and I_d is reduced. When the negative gate bias voltage is further increased, the depletion regions meet at the center and I_d is cut off completely.

There are two ways to control the channel width

1. By varying the value of V_{gs}
2. And by Varying the value of V_{ds} holding V_{gs} constant

1 By varying the value of V_{gs} :-

We can vary the width of the channel and in turn vary the amount of drain current. This can be done by varying the value of V_{gs} . This point is illustrated in the fig below. Here we are dealing with N channel FET. So channel is of N type and gate is of P type that constitutes a PN junction. This PN junction is always reverse biased in JFET operation. The reverse bias is applied by a battery voltage V_{gs} connected between the gate and the source terminal i.e positive terminal of the battery is connected to the source and negative terminal to gate.





- 1) When a PN junction is reverse biased the electrons and holes diffuse across junction by leaving immobile ions on the N and P sides, the region containing these immobile ions is known as depletion regions.
- 2) If both P and N regions are heavily doped then the depletion region extends symmetrically on both sides.
- 3) But in N channel FET P region is heavily doped than N type thus depletion region extends more in N region than P region.

- 4) So when no V_{ds} is applied the depletion region is symmetrical and the conductivity becomes Zero. Since there are no mobile carriers in the junction.
- 5) As the reverse bias voltage is increases the thickness of the depletion region also increases. i.e. the effective channel width decreases .
- 6) By varying the value of V_{gs} we can vary the width of the channel.


2 Varying the value of V_{ds} holding V_{gs} constant :-

- 1) When no voltage is applied to the gate i.e. $V_{gs}=0$, V_{ds} is applied between source and drain the electrons will flow from source to drain through the channel constituting drain current I_d .
- 2) With $V_{gs}= 0$ for $I_d= 0$ the channel between the gate junctions is entirely open .In response to a small applied voltage V_{ds} , the entire bar acts as a simple semi conductor resistor and the current I_d increases linearly with V_{ds} .
- 3) The channel resistances are represented as r_d and r_s as shown in the fig.




- 4) This increasing drain current I_d produces a voltage drop across r_d which reverse biases the gate to source junction, ($r_d > r_s$) .Thus the depletion region is formed which is not symmetrical .
- 5) The depletion region i.e. developed penetrates deeper in to the channel near drain and less towards source because $V_{rd} \gg V_{rs}$. So reverse bias is higher near drain than at source.
- 6) As a result growing depletion region reduces the effective width of the channel. Eventually a voltage V_{ds} is reached at which the channel is pinched off. This is the voltage where the current I_d begins to level off and approach a constant value.
- 7) So, by varying the value of V_{ds} we can vary the width of the channel holding V_{gs} constant.

When both V_{gs} and V_{ds} is applied:-



It is of course in principle not possible for the channel to close Completely and there by reduce the current I_D to Zero for, if such indeed, could be the case the gate voltage V_{gs} is applied in the direction to provide additional reverse bias


- 1) When voltage is applied between the drain and source with a battery V_{dd} , the electrons flow from source to drain through the narrow channel existing between the depletion regions. This constitutes the drain current I_D , its conventional direction is from drain to source.
- 2) The value of drain current is maximum when no external voltage is applied between gate and source and is designated by I_{DSS} .




- 3) When V_{gs} is increased beyond Zero the depletion regions are widened. This reduces the effective width of the channel and therefore controls the flow of drain current through the channel.
- 4) When V_{gs} is further increased a stage is reached at which the depletion regions touch each other that means the entire channel is closed with depletion region. This reduces the drain current to Zero.

4. E-MOSFETS

The E MOSFET is capable of operating only in the enhancement mode. The gate potential must be positive w.r.t to source.



- 1) when the value of $V_{gs}=0\text{V}$, there is no channel connecting the source and drain materials.
- 2) As a result, there can be no significant amount of drain current.
- 3) When $V_{gs}=0$, the V_{dd} supply tries to force free electrons from source to drain but the presence of p-region does not permit the electrons to pass through it. Thus there is no drain current at $V_{gs}=0$,
- 4) If V_{gs} is positive, it induces a negative charge in the p type substrate just adjacent to the SiO_2 layer.
- 5) As the holes are repelled by the positive gate voltage, the minority carrier electrons are attracted toward this voltage. This forms an effective N type bridge between source and drain providing a path for drain current.
- 6) This +ve gate voltage forms a channel between the source and drain.
- 7) This produces a thin layer of N type channel in the P type substrate. This layer of free electrons is called N type inversion layer.



8) The minimum V_{GS} which produces this inversion layer is called threshold voltage and is designated by $V_{GS(th)}$. This is the point at which the device turns on is called the threshold voltage $V_{GS(th)}$

9) When the voltage V_{GS} is $< V_{GS(th)}$ no current flows from drain to source.

10) However when the voltage $V_{GS} > V_{GS(th)}$ the inversion layer connects the drain to source and we get significant values of current.

5. Common Source (CS) Amplifier




Fig. 5.1 (a) CS Amplifier (b) Small-signal equivalent circuit

A simple Common Source amplifier is shown in Fig. 5.1(a) and associated small signal equivalent circuit using voltage-source model of FET is shown in Fig. 5.1(b)

Voltage Gain

Source resistance (R_S) is used to set the Q-Point but is bypassed by C_S for mid-frequency operation. From the small signal equivalent circuit, the output voltage

$$V_O = -R_D \mu V_{gs} (R_D + r_d)$$

Where $V_{gs} = V_i$, the input voltage, Hence, the voltage gain,

$$A_v = V_O / V_i = -R_D \mu (R_D + r_d)$$

Input Impedance

From Fig. 5.1(b) Input Impedance is $Z_i = R_G$

For voltage divider bias as in CE Amplifiers of BJT

$$R_G = R_1 \parallel R_2$$

Output Impedance

Output impedance is the impedance measured at the output terminals with the input voltage $V_i = 0$. From the Fig. 5.1(b) when the input voltage $V_i = 0$, $V_{gs} = 0$ and hence

$$\mu V_{gs} = 0$$

The equivalent circuit for calculating output impedance is given in Fig. 5.2. Output impedance

$$Z_o = r_d \parallel R_D$$

Normally r_d will be far greater than R_D . Hence $Z_o \approx R_D$

6. Common Drain Amplifier

A simple common drain amplifier is shown in Fig. 5.2(a) and associated small signal equivalent circuit using the voltage source model of FET is shown in Fig. 5.2(b). Since voltage V_{gd} is more easily determined than V_{gs} , the voltage source in the output circuit is expressed in terms of V_{gs} and Thevenin's theorem.




Fig. 5.2 (a)CD Amplifier (b)Small-signal equivalent circuit

Voltage Gain

The output voltage,

$V_O = R_S \mu V_{gd} / (\mu + 1) R_S + r_d$ Where $V_{gd} = V_i$ the input voltage. Hence, the voltage gain,

$$A_v = V_O / V_i = R_S \mu / (\mu + 1) R_S + r_d$$

Input Impedance

From Fig. 5.2(b), Input Impedance $Z_i = R_G$

Output Impedance

From Fig. 5.2(b), Output impedance measured at the output terminals with input voltage $V_i = 0$ can be calculated from the following equivalent circuit.

As $V_i = 0$: $V_{gd} = 0$: $\mu v_{gd} / (\mu + 1) = 0$ Output Impedance

$$Z_O = r_d / (\mu + 1) \parallel R_S$$

When $\mu \gg 1$

$$Z_O = (r_d / \mu) \parallel R_S = (1/g_m) \parallel R_S$$

6. VOLTAGE DIVIDER BIAS FET:-




fig 7.6 Voltage divider bias for n-channel JFET


The fig5.6 shows N channel JFET with voltage divider bias. The voltage at the source of JFET must be more positive than the voltage at the gate in order to keep the gate to source junction reverse biased. The source voltage is

$$V_S = I_D R_S$$

The gate voltage is set by resistors R_1 and R_2 as expressed by the following equation using the voltage divider formula.

$$V_G = V_{DD} \left(\frac{R_2}{R_1 + R_2} \right)$$

For dc analysis fig 5.5



Applying KVL to the input circuit $V_G - V_{GS} - V_S = 0$

$$\therefore V_{GS} = V_G - V_S = V_G - I_S R_S \quad V_{GS} = V_G - I_D R_S \quad \therefore I_S = I_D$$

Applying KVL to the output circuit we get $V_{DS} + I_D R_D + V_S - V_{DD} = 0$

$$\therefore V_{DS} = V_{DD} - I_D R_D - I_D R_S \quad V_{DS} = V_{DD} - I_D (R_D + R_S)$$

The Q point of a JFET amplifier, using the voltage divider bias is $I_{DQ} = I_{DSS} [1 - V_{GS}/V_P]^2$

$$V_{DSQ} = V_{DD} - I_{DQ} (R_D + R_S)$$

Unit4: ANALYSIS AND DESIGN OF SMALL SIGNAL LOW FREQUENCY BJT AMPLIFIER

1. BJT HYBRID MODEL

Small signal low frequency transistor Models:

All the transistor amplifiers are two port networks having two voltages and two currents. The positive directions of voltages and currents are shown in **fig. 1**.




Fig. 1

A two-port network is represented by four external variables: voltage V_1 and current I_1 at the input port, and voltage V_2 and current I_2 at the output port, so that the two-port network can be treated as a black box modeled by the relationships between the four variables, V_1, V_2, I_1, I_2 . Out of four variables two can be selected as are independent variables and two are dependent variables. The dependent variables can be expressed in terms of independent variables. This leads to various two port parameters out of which the following three are important:

1. Impedance parameters (z-parameters)
2. Admittance parameters (y-parameters)
3. Hybrid parameters (h-parameters)

z-parameters

A two-port network can be described by z-parameters as

$$\begin{aligned} V_1 &= Z_{11}I_1 + Z_{12}I_2 \\ V_2 &= Z_{21}I_1 + Z_{22}I_2 \end{aligned}$$

In matrix form, the above equation can be rewritten as

$$\begin{bmatrix} V_1 \\ V_2 \end{bmatrix} = \begin{bmatrix} z_{11} & z_{12} \\ z_{21} & z_{22} \end{bmatrix} \begin{bmatrix} I_1 \\ I_2 \end{bmatrix}$$

Where

$$z_{11} = \left. \frac{V_1}{I_1} \right|_{I_2=0}$$

Input impedance with output port open circuited

$$z_{12} = \left. \frac{V_1}{I_2} \right|_{I_1=0}$$

Reverse transfer impedance with input port open circuited

$$z_{21} = \left. \frac{V_2}{I_1} \right|_{I_2=0}$$

Forward transfer impedance with output port open circuited

$$z_{22} = \left. \frac{V_2}{I_2} \right|_{I_1=0}$$

Output impedance with input port open circuited

Y-parameters

A two-port network can be described by Y-parameters as

$$\begin{aligned} I_1 &= Y_{11}V_1 + Y_{12}V_2 \\ I_2 &= Y_{21}V_1 + Y_{22}V_2 \end{aligned}$$

In matrix form, the above equation can be rewritten as

$$\begin{bmatrix} I_1 \\ I_2 \end{bmatrix} = \begin{bmatrix} y_{11} & y_{12} \\ y_{21} & y_{22} \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \end{bmatrix}$$

$$y_{11} = \left. \frac{I_1}{V_1} \right|_{V_2=0}$$

Input admittance with output port short circuited

$$y_{12} = \left. \frac{I_1}{V_2} \right|_{V_1=0}$$

Reverse transfer admittance with input port short circuited

$$y_{21} = \left. \frac{I_2}{V_1} \right|_{V_2=0}$$

Forward transfer admittance with output port short circuited

$$y_{22} = \left. \frac{I_2}{V_2} \right|_{V_1=0}$$

Output admittance with input port short circuited

Hybrid parameters (h-parameters)

If the input current I_1 and output voltage V_2 are taken as independent variables, the dependent variables V_1 and I_2 can be written as

$$\begin{bmatrix} V_1 \\ I_2 \end{bmatrix} = \begin{bmatrix} h_{11} & h_{12} \\ h_{21} & h_{22} \end{bmatrix} \begin{bmatrix} I_1 \\ V_2 \end{bmatrix}$$

Where h_{11} , h_{12} , h_{21} , h_{22} are called as hybrid parameters.

$$h_{11} = \left. \frac{V_1}{I_1} \right|_{V_2=0}$$

Input impedance with o/p port short circuited

$$h_{12} = \left. \frac{V_1}{V_2} \right|_{I_1=0}$$

Reverse voltage transfer ratio with i/p port open circuited

Poonam Swami, Asst.Professor Dept. Of ECE,

$$h_{21} = \left. \frac{I_2}{I_1} \right|_{V_2=0}$$

Forward voltage transfer ratio with o/p port short circuited

$$h_{22} = \left. \frac{I_2}{V_2} \right|_{I_1=0}$$

output impedance with i/p port open circuited THE HYBRID MODEL FOR TWO PORT NETWORK:

Based on the definition of hybrid parameters the mathematical model for two port networks known as h-parameter model can be developed. The hybrid equations can be written as:

$$I_2 = h_f I_1 + h_o V_2$$

$$V_1 = h_i I_1 + h_r V_2$$


(The following convenient alternative subscript notation is recommended by the **IEEE Standards**:

i=11 = input

o = 22 = output

f=21 = forward transfer r = 12 = reverse transfer)

We may now use the four h parameters to construct a mathematical model of the device of Fig.(1). The hybrid circuit for any device indicated in Fig.(2). We can verify that the model of Fig.(2) satisfies above equations by writing Kirchhoff's voltage and current laws for input and output ports.



If these parameters are specified for a particular configuration, then suffixes e, b or c are also included,

e.g. h_{fe} , h_{ib} are h parameters of common emitter and common collector amplifiers

Using two equations the generalized model of the amplifier can be drawn as shown in fig. 2.




Fig. 2

2. ANALYSIS OF A TRANSISTOR AMPLIFIER USING H-PARAMETERS:

To form a transistor amplifier it is only necessary to connect an external load and signal source as indicated in fig. 1 and to bias the transistor properly.





Fig. 1

Consider the two-port network of CE amplifier. R_s is the source resistance and Z_L is the load impedance h-parameters are assumed to be constant over the operating range. The ac equivalent circuit is shown in fig. 2. (Phasor notations are used assuming sinusoidal voltage input). The quantities of interest are the current gain, input impedance, voltage gain, and output impedance.



Current gain:

$$A_I = \frac{I_L}{I_1} = \frac{-I_2}{I_1}$$

For the transistor amplifier stage, A_i is defined as the ratio of output to input currents.

Input impedance:

The impedance looking into the amplifier input terminals (1,1') is the input impedance Z_i

$$\begin{aligned}
 Z_i &= \frac{V_b}{I_b} \\
 V_b &= h_{ie} I_b + h_{re} V_c \\
 \frac{V_b}{I_b} &= h_{ie} + h_{re} \frac{V_c}{I_b} \\
 &= h_{ie} - \frac{h_{re} I_c Z_L}{I_b} \\
 \therefore Z_i &= h_{ie} + h_{re} A_i Z_L \\
 &= h_{ie} - \frac{h_{re} h_{fe} Z_L}{1 + h_{oe} Z_L} \\
 \therefore Z_i &= h_{ie} - \frac{h_{re} h_{fe}}{Y_L + h_{oe}} \quad (\text{since } Y_L = \frac{1}{Z_L})
 \end{aligned}$$

Voltage gain: The ratio of output voltage to input voltage gives the gain of the transistors.

$$\begin{aligned}
 A_v &= \frac{V_c}{V_b} = -\frac{I_c Z_L}{V_b} \\
 \therefore A_v &= \frac{I_b A_i Z_L}{V_b} = \frac{A_i Z_L}{Z_i}
 \end{aligned}$$

Output Admittance

$$Y_0 = \left. \frac{I_c}{V_c} \right|_{V_s=0} = 0$$

$$I_c = h_{fe} I_b + h_{oe} V_c$$

It is defined as

$$\frac{I_c}{V_c} = h_{fe} \frac{I_b}{V_c} + h_{oe}$$

A_v is the voltage gain when $V_s = 0$, $R_s \cdot I_b + h_{ie} \cdot I_b + h_{re} V_c = 0$.

Consider input signal V_s as shown in fig. 3.

$$\frac{I_b}{V_c} = - \frac{h_{re}}{R_s + h_{ie}}$$

$$\therefore Y_0 = h_{oe} - \frac{h_{re} h_{fe}}{R_s + h_{ie}}$$

Voltage amplification taking into account source impedance (R_s) is given by

$$A_{vs} = \frac{V_c}{V_s} = \frac{V_c}{V_b} \cdot \frac{V_b}{V_s} \quad \left(V_b = \frac{V_s \cdot Z_i}{R_s + Z_i} \right)$$

$$= A_v \cdot \frac{Z_i}{Z_i + R_s}$$

$$= \frac{A_v Z_L}{Z_i + R_s}$$

Fig. 3

In this case, overall current gain A_{Is} is defined as

$$A_{Is} = \frac{I_L}{I_s}$$

$$= - \frac{I_c}{I_s}$$

$$= - \frac{I_c}{I_b} \cdot \frac{I_b}{I_s} \quad \left(I_b = \frac{I_s \cdot R_s}{R_s + Z_i} \right)$$

$$= A_I \cdot \frac{R_s}{R_s + Z_i}$$

If $R_s \rightarrow \infty$, $A_{Is} \rightarrow A_I$

Unit5: FET AMPLIFIER

1. Explain the FET small signal model.

The linear small signal equivalent circuit for the FET can be obtained in a manner similar to that used to derive the corresponding model for a transistor.

We can express the drain current i_D as a function f of the gate voltage and drain voltage V_{ds} . I_d

$$=f(V_{gs}, V_{ds}) \text{----- (1)}$$

The transconductance g_m and drain resistance r_d :-

If both gate voltage and drain voltage are varied, the change in the drain current is approximated by using Taylor's series considering only the first two terms in the expansion

$$\Delta i_d = \left. \frac{\partial i_d}{\partial V_{gs}} \right|_{V_{ds}=\text{constant}} \Delta V_{gs} + \left. \frac{\partial i_d}{\partial V_{ds}} \right|_{V_{gs}=\text{constant}} \Delta V_{ds} \text{ we can write } \Delta i_d = i_d$$

$$\Delta V_{gs} = V_{gs}$$

$$\Delta V_{ds} = V_{ds}$$

$$I_d = g_m V_{gs} + \frac{1}{r_d} V_{ds} \rightarrow (1)$$

$$\text{Where } g_m = \left. \frac{\partial i_d}{\partial V_{gs}} \right|_{V_{ds}} \approx \left. \frac{\Delta i_d}{\Delta V_{gs}} \right|_{V_{ds}}$$

$$g_m = \left. \frac{i_d}{V_{gs}} \right|_{V_{ds}}$$

Is the mutual conductance or transconductance. It is also called as g_{fs} or y_{fs} common source forward conductance.

The second parameter r_d is the drain resistance or output resistance is defined as

$$r_d = \left. \frac{\partial V_{ds}}{\partial i_d} \right|_{V_{gs}} \approx \left. \frac{\Delta V_{ds}}{\Delta i_d} \right|_{V_{gs}} = \left. \frac{V_{ds}}{i_d} \right|_{V_{gs}} \quad r_d = \left. \frac{V_{ds}}{i_d} \right|_{V_{gs}}$$

The reciprocal of the r_d is the drain conductance g_d . It is also designated by Y_{os} and G_{os} and called the common source output conductance. So the small signal equivalent circuit for FET can be drawn in two different ways.

1. small signal current –source model 2. small signal voltage-source model.

A small signal current –source model for FET in common source configuration can be drawn

Poonam Swami, Asst. Professor Dept. Of ECE,

satisfying Eq→(1) as shown in the figure(a)

This low frequency model for FET has a Norton's output circuit with a dependent current generator whose magnitude is proportional to the gate-to -source voltage. The proportionality factor is the transconductance ' g_m '. The output resistance is ' r_d '. The input resistance between the gate and source is infinite, since it is assumed that the reverse biased gate draws no current. For the same reason the resistance between gate and drain is assumed to be infinite. The small signal voltage-source model is shown in the figure(b).

This can be derived by finding the Thevenin's equivalent for the output part of fig(a) .



These small signal models for FET can be used for analyzing the three basic FET amplifier configurations:

1.common source (CS) 2.common drain (CD) or source follower

3. common gate(CG).

(a)Small Signal Current source model for FET for FET


(b)Small Signal voltage source model



Here the input circuit is kept open because of having high input impedance and the output circuit satisfies the equation for I_D

2. Explain the working of E-MOSFET.

The E MOSFET is capable of operating only in the enhancement mode. The gate potential must be positive w.r.t to source.



when the value of $V_{GS}=0\text{V}$, there is no channel connecting the source and drain materials.

As a result, there can be no significant amount of drain current.


When $V_{GS}=0$, the V_{DD} supply tries to force free electrons from source to drain but the presence of p-region does not permit the electrons to pass through it. Thus there is no drain current at $V_{GS}=0$,

If V_{GS} is positive, it induces a negative charge in the p type substrate just adjacent to the SiO_2 layer.

As the holes are repelled by the positive gate voltage, the minority carrier electrons attracted toward this voltage. This forms an effective N type bridge between source and drain providing a path for drain current.

This +ve gate voltage forms a channel between the source and drain.

This produces a thin layer of N type channel in the P type substrate. This layer of free electrons is called N type inversion layer.



The minimum V_{GS} which produces this inversion layer is called threshold voltage and is designated by $V_{GS(th)}$. This is the point at which the device turns on is called the threshold voltage $V_{GS(th)}$

When the voltage V_{GS} is $< V_{GS(th)}$ no current flows from drain to source.

How ever when the voltage $V_{gs} > V_{gs(th)}$ the inversion layer connects the drain to source and we get significant values of current.

2. Draw and explain the common source amplifier.

Common Source (CS) Amplifier




Fig. 5.1 (a) CS Amplifier (b) Small-signal equivalent circuit

A simple Common Source amplifier is shown in Fig. 5.1(a) and associated small signal equivalent circuit using voltage-source model of FET is shown in Fig. 5.1(b)

Voltage Gain

Source resistance (R_S) is used to set the Q-Point but is bypassed by C_S for mid-frequency operation. From the small signal equivalent circuit, the output voltage

$$V_O = -R_D \mu V_{gs} (R_D + r_d)$$

Where $V_{gs} = V_i$, the input voltage, Hence, the voltage gain,

$$A_v = V_O / V_i = -R_D \mu (R_D + r_d)$$

Input Impedance

From Fig. 5.1(b) Input Impedance is $Z_i = R_G$

For voltage divider bias as in CE Amplifiers of BJT

$$R_G = R_1 \parallel R_2$$

Output Impedance

Output impedance is the impedance measured at the output terminals with the input voltage $V_i = 0$ From the Fig. 5.1(b) when the input voltage $V_i = 0$, $V_{gs} = 0$ and hence

$$\mu V_{gs} = 0$$

The equivalent circuit for calculating output impedance is given in Fig. 5.2. Output impedance $Z_o = r_d \parallel R_D$ Normally r_d will be far greater than R_D . Hence $Z_o \approx R_D$

3. Draw and explain the common Drain amplifier

Common Drain Amplifier

A simple common drain amplifier is shown in Fig. 5.2(a) and associated small signal equivalent circuit using the voltage source model of FET is shown in Fig. 5.2(b). Since voltage V_{gd} is more easily determined than V_{gs} , the voltage source in the output circuit is expressed in terms of V_{gs} and Thevenin's theorem.




Fig. 5.2 (a)CD Amplifier (b)Small-signal equivalent circuit

Voltage Gain

The output voltage,

$V_O = R_S \mu V_{gd} / (\mu + 1) R_S + r_d$ Where $V_{gd} = V_i$ the input voltage. Hence, the voltage gain,

$$A_v = V_O / V_i = R_S \mu / (\mu + 1) R_S + r_d$$

Input Impedance

From Fig. 5.2(b), Input Impedance $Z_i = R_G$

Output Impedance

From Fig. 5.2(b), Output impedance measured at the output terminals with input voltage $V_i = 0$ can be calculated from the following equivalent circuit.

$$\text{As } V_i = 0: V_{gd} = 0: \mu v_{gd} / (\mu + 1) = 0$$

Output Impedance

$$Z_O = r_d / (\mu + 1) \parallel R_S$$

When $\mu \gg 1$

$$Z_O = (r_d / \mu) \parallel R_S = (1/g_m) \parallel R_S$$

14) Tutorial topics and Questions

- Rectifiers
- Transistor biasing
- Biasing of FET
- Special Purpose diodes
- Analysis of CE
- Low frequency response of BJT amplifier
- Analysis of FET amplifier

15) Unit Wise Question Bank:

Unit1

1. Two marks questions with answer

1. What is a pn junction? How is it formed?

In a piece of sc, if one half is doped by p type impurity and the other half is doped by n type impurity, a PN junction is formed. The plane dividing the two halves or zones is called PN junction. As shown in the fig the n type material has high concentration of free electrons, while p type material has high concentration of holes.




Fig : Symbol of PN Junction Diode

2. Write the application of pn diode

- Can be used as rectifier in DC Power Supplies.
- In Demodulation or Detector Circuits.
- In clamping networks used as DC Restorers
- In clipping circuits used for waveform generation.
- As switches in digital logic circuits.
- In demodulation circuits.

3. What is barrier potential?

Because of the oppositely charged ions present on both sides of PN junction an electric potential is established across the junction even without any external voltage source which is termed as barrier potential.

4 . What is rectifier?

Any electrical device which offers a low resistance to the current in one direction but a high resistance to the current in the opposite direction is called rectifier. Such a device is capable of converting a sinusoidal input waveform, whose average value is zero, into a unidirectional Waveform, with a non- zero average component. A rectifier is a device, which converts a.c. voltage (bi-directional) to pulsating voltage (Unidirectional).

5. Define Effective (or) R.M.S current:

The effective (or) R.M.S. current squared of a periodic function of time is given by the area of one cycle of the curve, which represents the square of the function divided by the base.

$$V_{rms} = \sqrt{\frac{1}{T} \int_0^T V^2 dt}$$

6. what are the disadvantages of half wave rectifier.

The ripple factor is high.

The efficiency is low.

The Transformer Utilization factor is low.

2. Three marks question with answers

1. What is avalanche break down?

When bias is applied, thermally generated carriers which are already present in the diode acquire sufficient energy from the applied potential to produce new carriers by removing valence electron from their bonds. These newly generated additional carriers acquire more energy from the potential and they strike the lattice and create more number of free electrons and holes. This process goes on as long as bias is increased and the number of free carriers gets multiplied. This process is termed as avalanche multiplication. Thus the break down which occurs in the junction resulting in heavy flow of current is termed as avalanche break down.

2. Explain the effect of temperature on the V-I characteristics of pn junction diode.

Temperature can have a marked effect on the characteristics of a silicon semiconductor diode as shown in Fig. 11 It has been found experimentally that the reverse saturation current I_0 will just about double in magnitude for every 10°C increase in temperature




Fig 1.11 Variation in Diode Characteristics with temperature change

It is not uncommon for a germanium diode with an I_o in the order of 1 or 2 A at 25°C to have a leakage current of 100 A - 0.1 mA at a temperature of 100°C. Typical values of I_o for silicon are much lower than that of germanium for similar power and current levels. The result is that even at high temperatures the levels of I_o for silicon diodes do not reach the same high levels obtained. For germanium—a very important reason that silicon devices enjoy a significantly higher level of development and utilization in design. Fundamentally, the open-circuit equivalent in the reverse bias region is better realized at any temperature with silicon than with germanium. The increasing levels of I_o with temperature account for the lower levels of threshold voltage, as shown in Fig. 1.11. Simply increase the level of I_o in and not rise in diode current. Of course, the level of TK also will be increase, but the increasing level of I_o will overpower the smaller percent change in TK. As the temperature increases the forward characteristics are actually becoming more “ideal,”

3. What are the advantages and disadvantages of full wave rectifier.

Advantages

- 1) Ripple factor = 0.482 (against 1.21 for HWR)
- 2) Rectification efficiency is 0.812 (against 0.405 for HWR)
- 3) Better TUF (secondary) is 0.574 (0.287 for HWR)
- 4) No core saturation problem

Disadvantages:

- 1) Requires center tapped transformer.

4 .Define i) ripple factor and Peak Inverse Voltage (PIV)

- i) Ripple Factor :

It is defined as ration of R.M.S. value of a.c. component to the d.c. component in the output is known as “Ripple Factor”.

- ii) Peak Inverse Voltage (PIV):

It is defined as the maximum reverse voltage that a diode can withstand without destroying the junction.

5 Disadvantages of half-wave rectifier:

1. The ripple factor is high.

2. The efficiency is low.
3. The Transformer Utilization factor is low.

6. What is full wave rectifier

A full-wave rectifier converts an ac voltage into a pulsating dc voltage using both half cycles of the applied ac voltage. In order to rectify both the half cycles of ac input, two diodes are used in this circuit. The diodes feed a common load R_L with the help of a center-tap transformer. A center-tap transformer is the one, which produces two sinusoidal waveforms of same magnitude and frequency but out of phase with respect to the ground in the secondary winding of the transformer.

1. Five marks question answers

1. Explain the operation of PN junction under forward bias condition with its characteristics

When a diode is connected in a **Forward Bias** condition, a negative voltage is applied to the N- type material and a positive voltage is applied to the P-type material. If this external voltage becomes greater than the value of the potential barrier, approx. 0.7 volts for silicon and 0.3 volts for germanium, the potential barriers opposition will be overcome and current will start to flow. This is because the negative voltage pushes or repels electrons towards the junction giving them the energy to cross over and combine with the holes being pushed in the opposite direction towards the junction by the positive voltage. This results in a characteristics curve of zero current flowing up to this voltage point, called the "knee" on the static curves and then a high current flow through the diode with little increase in the external voltage as shown below.

Forward Characteristics Curve for a Junction Diode




Fig 1.8a: Diode Forward Characteristics

The application of a forward biasing voltage on the junction diode results in the depletion layer becoming very thin and narrow which represents a low impedance path through the junction thereby allowing high currents to flow. The point at which this sudden increase in current takes place is represented on the static I-V characteristics curve above as the "knee" point.

Forward Biased Junction Diode showing a Reduction in the Depletion Layer




Fig 1.8b: Diode Forward Bias

This condition represents the low resistance path through the PN junction allowing very large currents to flow through the diode with only a small increase in bias voltage. The actual potential difference across the junction or diode is kept constant by the action of the depletion layer at approximately 0.3v for germanium and approximately 0.7v for silicon junction diodes. Since the diode can conduct "infinite" current above this knee point as it effectively becomes a short circuit, therefore resistors are used in series with the diode to limit its current flow. Exceeding its maximum forward current specification causes the device to dissipate more power in the form of heat than it was designed for resulting in a very quick failure of the device.

2. Explain the operation of Half Wave Rectifier.

A Half – wave rectifier as shown in **fig 1.2** is one, which converts a.c. voltage into a pulsating voltage using only one half cycle of the applied a.c. voltage.




Fig 1.2: Basic structure of Half-Wave Rectifier

The a.c. voltage is applied to the rectifier circuit using step-down transformer-rectifying element i.e., p-n junction diode and the source of a.c. voltage, all connected in series. The a.c. voltage is applied to the rectifier circuit using step-down transformer




fig 3 Input and output waveforms of a Half wave rectifier

$$V = V_m \sin(\omega t)$$

The input to the rectifier circuit, Where V_m is the peak value of secondary a.c. voltage.

Operation:

For the positive half-cycle of input a.c. voltage, the diode D is forward biased and hence it conducts. Now a current flows in the circuit and there is a voltage drop across R_L . The waveform of the diode current (or) load current is shown in **fig 3**.

For the negative half-cycle of input, the diode D is reverse biased and hence it does not Conduct. Now no current flows in the circuit i.e., $i=0$ and $V_o=0$. Thus for the negative half- cycle no power is delivered to the load.

3. Explain about the Full Wave Rectifier

A full-wave rectifier converts an ac voltage into a pulsating dc voltage using both half cycles of the applied ac voltage. In order to rectify both the half cycles of ac input, two diodes are used in this circuit. The diodes feed a common load R_L with the help of a center-tap transformer. A center-tap transformer is the one, which produces two sinusoidal waveforms of same magnitude and frequency but out of phase with respect to the ground in the secondary winding of the transformer. The full wave rectifier is shown in the **fig 4** below




fig 4 Full-Wave Rectifier.




Fig. 5 input and output waveforms of Fullwave rectifier


During positive half of the input signal, anode of diode D_1 becomes positive and at the same time the anode of diode D_2 becomes negative. Hence D_1 conducts and D_2 does not conduct. The load current flows through D_1 and the voltage drop across R_L will be equal to the input voltage.

During the negative half cycle of the input, the anode of D_1 becomes negative and the anode of D_2 becomes positive. Hence, D_1 does not conduct and D_2 conducts. The load current flows through D_2 and the voltage drop across R_L will be equal to the input voltage. It is noted that the load current flows in the both the half cycles of ac voltage and in the same direction through the load resistance.

4. Explain the operation of **BRIDGE RECTIFIER**.


Another type of circuit that produces the same output waveform as the full wave rectifier circuit above, is that of the **Full Wave Bridge Rectifier**. This type of single phase rectifier uses four individual rectifying diodes connected in a closed loop "bridge" configuration to produce the desired output. The main advantage of this bridge circuit is that it does not require a special centre tapped transformer, thereby reducing its size and cost. The single secondary winding is connected to one side of the diode bridge network and the load to the other side as shown below.

The Diode Bridge Rectifier




The four diodes labeled D_1 to D_4 are arranged in "series pairs" with only two diodes conducting current during each half cycle. During the positive half cycle of the supply, diodes D_1 and D_2 conduct in series while diodes D_3 and D_4 are reverse biased and the current flows through the load as shown below

The Positive Half-cycle



The Negative Half-cycle

During the negative half cycle of the supply, diodes **D3** and **D4** conduct in series (fig 8), but diodes **D1** and **D2** switch "OFF" as they are now reverse biased. The current flowing through the load is the same direction as before.



As the current flowing through the load is unidirectional, so the voltage developed across the load is also unidirectional the same as for the previous two diode full-wave rectifier, therefore the average DC voltage across the load is $0.637V_{\max}$. However in reality, during each half cycle the current flows through two diodes instead of just one so the amplitude of the output voltage is two voltage drops ($2 \times 0.7 = 1.4V$) less than the input V_{\max} amplitude. The ripple frequency is now twice the supply frequency (e.g. 100Hz for a 50Hz supply).

5. compare the HWR, FWR and BR.

Comparison:

Sl No.	Parameter	HWR	FWR	BR
1	No. of diodes	1	2	4
2	PIV of diodes	V_m	$2 V_m$	V_m
3	Secondary voltage (rms)	V	$V-0. V$	V
4	DC output voltage at no load	$\frac{V_m}{\pi} = 0.318 V_m$	$\frac{2V_m}{\pi} = 0.636 V_m$	$\frac{2V_m}{\pi} = 0.636 V_m$
5	Ripple factor γ	1.21	0.482	0.482
6	Ripple frequency	f	$2f$	$2f$
7	Rectification efficiency η	0.406	0.812	0.812
8	TUF	0.287	0.693	0.812

Multiple Choice Questions:

Unit-1

- In a PN junction with no external voltage, the electric field between acceptor and donor ions is called a
 - Peak
 - Barrier
 - Threshold
 - Path
- The capacitance of a reverse biased PN junction
 - Increases as reverse bias is increased
 - Decreases as reverse bias is increased
 - Increases as reverse bias is decreased
 - Is insignificantly low
- For a P-N junction diode, the current in reverse bias may be
 - Few miliamperes
 - Between 0.2 A and 15 A
 - Few amperes
 - Few micro or nano amperes

4. For the same secondary voltage, the output voltage from a centre-tap rectifier is than that of bridge rectifier
- A. twice
 - B. thrice
 - C. four time
 - D. one-half
5. A 10 V power supply would use as filter capacitor.
- A. paper capacitor
 - B. mica capacitor
 - C. electrolytic capacitor
 - D. air capacitor
6. The maximum efficiency of a half-wave rectifier is
- A. 40.6 %
 - B. 81.2 %
 - C. 50 %
 - D. 25 %
7. The most widely used rectifier is
- A. half-wave rectifier
 - B. centre-tap full-wave rectifier
 - C. bridge full-wave rectifier
 - D. none of the above
8. The ripple factor of a half-wave rectifier is
- A. 2
 - B. 1.21
 - C. 2.5
 - D. 0.48
9. If the a.c. input to a half-wave rectifier is an r.m.s value of $400/\sqrt{2}$ volts, then diode PIV rating is
- A. $400/\sqrt{2}$ V
 - B. 400 V
 - C. $400 \times \sqrt{2}$ V
 - D. none of the above

10. The disadvantage of a half-wave rectifier is that the.....

- A. components are expensive
- B. diodes must have a higher power rating
- C. output is difficult to filter
- D. none of the above

Fill in the blanks

- 1 .The ripple to heavy loads by a capacitor is_____
2. Number of diodes used in a full wave bridge rectifier is_____
3. Ripple factor of bridge full wave rectifier is?
4. Efficiency of a half wave rectifier is
5. There is a need of transformer for
6. What makes the load in a choke filter to bypass harmonic components?
7. DC average current of a bridge full wave rectifier (where I_m is the maximum peak current of input).
8. Bridge rectifier is an alternative for
9. Transformer utilization factor of a centre tapped full wave rectifier is_____
10. The Filter circuit results in the best voltage regulation

Solutions	
MCQ's	Fill in the blanks
1.B	Low
2.C	4
3.D	0.482
4.D	40.6%
5.C	centre-tap full-wave rectifier
6.A	Capacitor
7.C	I_m
8.B	Full wave rectifier
9.B	0.693
10.C	choke input

UNIT 2

1. Two marks question answers

1. Collector region of transistor is larger than emitter. Why?

Collector is made physically larger than emitter and base because collector is to dissipate much power.

2. Why BJT is called current controlled device?

The output voltage, current, or power is controlled by the input current in a transistor. So it is called the current controlled device.

3. Define Early Effect.

A variation of the base-collector voltage results in a variation of the quasi-neutral width in the base. The gradient of the minority-carrier density in the base therefore changes, yielding an increased collector current as the collector-base current is increased. This effect is referred to as the Early effect.

4. Why h parameter model is important for BJT

It is important because:

1. its values are used on specification sheets
2. it is one model that may be used to analyze circuit behavior
3. it may be used to form the basis of a more accurate transistor model

5. Collector region of transistor is larger than emitter. Why?

Collector is made physically larger than emitter and base because collector is to dissipate much power.

6. What are the types of biasing?

The following discussion treats five common biasing circuits used with class-A bipolar transistor amplifiers:

- Fixed bias.
- Collector-to-base bias.
- Fixed bias with emitter resistor.
- Voltage divider bias or potential divider.
- Emitter bias.

7. What is bias stabilization in transistor?

A **transistor** can work as amplifier, only if the dc/ac voltages and currents in the circuit are suitably fixed. The operating point or **bias** point or quiescent point(or simply Q-point) is the voltage or current which, when applied to a device, causes it to operate in a certain desired fashion. Need for **BIAS STABILIZATION**.

8. What is thermal runaway? How can it avoid?

The collector current for the CE circuit is given by $I_C = \beta I_B + (1 + \beta)I_{CO}$. The three variables in the equation, β , I_B , and I_{CO} , all increase with rise in temperature. In particular, the reverse saturation current or leakage current I_{CO} changes greatly with temperature. Specifically it doubles for every 10°C rise in temperature. The collector current I_C causes the collector base junction temperature to rise which in turn, increases I_{CO} , as a result will increase still further, which will further rise the temperature at the collector base junction. This process will become cumulative leading to "thermal runaway".

Consequently, the ratings of the transistor are exceeded which may destroy the transistor itself. The collector is made larger in size than the emitter in order to help the heat developed at the collector junction. However if the circuit is designed such that the base current I_B is made to decrease automatically with rise in temperature, then the decrease in βI_B will compensate for increase in the $(1 + \beta)I_{CO}$, keeping I_C almost constant.

9. What are the demerits of fixed bias?

Demerits:

- The collector current does not remain constant with variation in temperature or power supply voltage. Therefore the operating point is unstable.
- Changes in V_{be} will change I_B and thus cause R_E to change. This in turn will alter the gain of the stage.
- When the transistor is replaced with another one, considerable change in the value of β can be expected. Due to this change the operating point will shift.

10. What is Stability factor?

STABILITY FACTOR (S):

The rise of temperature results in increase in the value of transistor gain β and the leakage current I_{CO} . So, I_C also increases which results in a shift in operating point. Therefore, The biasing network should be provided with thermal stability. Maintenance of the operating point is specified by S , which indicates the degree of change in operating point due to change in temperature.

The extent to which I_C is stabilized with varying I_{C0} is measured by a stability factor S

$$S = \frac{\partial I_C}{\partial I_{C0}} \approx \frac{dI_C}{dI_{C0}} \approx \frac{\Delta I_C}{\Delta I_{C0}}, \quad \beta \text{ and } I_B \text{ constant}$$

For CE configuration $I_C = \beta I_B + (1 + \beta)I_{C0}$ Differentiate the above equation w.r.t I_C , We get

$$1 = \beta \frac{dI_B}{dI_C} + (1 + \beta) \frac{dI_{C0}}{dI_C}$$

$$\therefore \left(1 - \beta \frac{dI_B}{dI_C}\right) = \frac{(\beta + 1)}{S}$$

$$\therefore S = \frac{1 + \beta}{1 - \beta \frac{dI_B}{dI_C}}$$

S should be small to have better thermal stability

2. Three marks question answers

1. Compare CE, CB, CC.

Property	CB	CE	CC
Input resistance	Low (about 100 Ω)	Moderate (about 750 Ω)	High (about 750 k Ω)
Output resistance	High (about 450 k Ω)	Moderate (about 45 k Ω)	Low (about 25 Ω)
Current gain	1	High	High
Voltage gain	About 150	About 500	Less than 1
Phase shift between input & output voltages	0 or 360°	180°	0 or 360°
Applications	for high frequency circuits	for audio frequency circuits	for impedance matching

2. Define current amplification factor

In a transistor amplifier with a.c. input signal, the ratio of change in output current to be the change in input current is known as the current amplification factor

In the CB configuration the current amplification factor, $\alpha = \frac{\Delta I_C}{\Delta I_E}$


In the CE configuration the current amplification factor, $\beta = \frac{\Delta I_C}{\Delta I_B}$

In the CC configuration the current amplification factor, $\gamma = \frac{\Delta I_E}{\Delta I_B}$

3. Give some applications of BJT

The BJT remains a device that excels in some applications, such as discrete circuit design, due to the very wide selection of BJT types available, and because of its high transconductance and output resistance compared to MOSFETs. The BJT is also the choice for demanding analog circuits, especially for very-high-frequency applications, such as radio-frequency circuits for wireless systems. Bipolar transistors can be combined with MOSFETs in an integrated circuit by using a BiCMOS process of wafer fabrication to create circuits that take advantage of the application strengths of both types of transistor


4. Draw the characteristics of CB configuration.



5. Describe the working of bias compensation using diode & transistor.

The various biasing circuits considered use some type of negative feedback to stabilize the operation point. Also, diodes, thermistors and sensistors can be used to compensate for variations in current.

DIODE COMPENSATION:



The following fig4.8 shows a transistor amplifier with a diode D connected across the base- emitter junction for compensation of change in collector saturation current I_{CO} . The diode is of the same material as the transistor and it is reverse biased by the emitter-base junction voltage V_{BE} , allowing the diode reverse saturation current I_0 to flow through diode D. The base current $I_B = I - I_0$.

As long as temperature is constant, diode D operates as a resistor. As the temperature increases, I_{CO} of the transistor increases. Hence, to compensate for this, the base current I_B should be decreased.

The increase in temperature will also cause the leakage current I_0 through D to increase and thereby decrease the base current I_B . This is the required action to keep I_C constant.

This type of bias compensation does not need a change in I_C to effect the change in I_C , as both I_0 and I_{CO} can track almost equally according to the change in temperature.

THERMISTOR COMPENSATION:

The following fig4.9 a thermistor R_T , having a negative temperature coefficient is connected in parallel with R_2 . The resistance of thermistor decreases exponentially with increase of temperature. An increase of temperature will decrease the base voltage V_{BE} , reducing I_B and I_C .




Fig 4.9 Thermistor Compensation

SENSISTOR COMPENSATION:

In the following fig4.10 shown a sensistor R_s having a positive temperature coefficient is connected across R_1 or R_E . R_s increases with temperature. As the temperature increases, the equivalent resistance of the parallel combination of R_1 and R_s also increases and hence V_{BE} decreases, reducing I_B and I_C . This reduced I_C compensates for increased I_C caused by the increase in V_{BE} , I_{CO} and β due to temperature.




Fig 4.10 Sensistor Compensation

Five marks question answers

1. Explain the input and output characteristics of a transistor in CB configuration.

Common-base terminology is derived from the fact that the : base is common to both input and output of t configuration. base is usually the terminal closest to or at ground potential. Majority carriers can cross the reverse-biased junction because the injected majority carriers will appear as minority carriers in the n-type material. All current directions will refer to conventional (hole) flow and the arrows in all electronic symbols have a direction defined by this convention.

Note that the applied biasing (voltage sources) are such as to establish current in the direction indicated for each branch.




Fig 3.4 CB Configuration

To describe the behavior of common-base amplifiers requires two set of characteristics:

1. Input or driving point characteristics.
2. Output or collector characteristics

The output characteristics has 3 basic regions:

- Active region –defined by the biasing arrangements
- Cutoff region – region where the collector current is 0A
- Saturation region- region of the characteristics to the left of $V_{CB} = 0V$





Fig 3.5 CB Input-Output Characteristics

Active region	Saturation region	Cut-off region
<ul style="list-style-type: none"> • I_E increased, I_C increased • BE junction forward bias and CB junction reverse bias • Refer to the graf, $I_C \approx I_E$ • I_C not depends on V_{CB} • Suitable region for the transistor working as amplifier 	<ul style="list-style-type: none"> • BE and CB junction is forward bias • Small changes in V_{CB} will cause big different to I_C • The allocation for this region is to the left of $V_{CB} = 0$ V. 	<ul style="list-style-type: none"> • Region below the line of $I_E = 0$ A • BE and CB is reverse bias • no current flow at collector, only leakage current

The curves (output characteristics) clearly indicate that a first approximation to the relationship between I_E and I_C in the active region is given by

$$I_C \approx I_E$$

Once a transistor is in the 'on' state, the base-emitter voltage will be assumed to be $V_{BE} = 0.7$ V



In the dc mode the level of I_C and I_E due to the majority carriers are related by a quantity called alpha

$$\alpha = \alpha_{dc}$$

$$I_C = \alpha I_E + I_{CBO}$$

It can then be summarize to $I_C = \alpha I_E$ (ignore I_{CBO} due to small value)

For ac situations where the point of operation moves on the characteristics curve, an ac alpha defined by α_{ac}

Alpha a common base current gain factor that shows the efficiency by calculating the current percent from current flow from emitter to collector. The value of α is typical from 0.9 ~ 0.998.

2. With neat sketches and necessary waveforms explain the input and output characteristics of a BJT in CE configuration. Also derive expression for output current.

It is called common-emitter configuration since: emitter is common or reference to both input and output terminals. Emitter is usually the terminal closest to or at ground potential.

Almost amplifier design is using connection of CE due to the high gain for current and voltage.

Two set of characteristics are necessary to describe the behavior for CE ;input (base terminal) and output (collector terminal) parameters.

Proper Biasing common-emitter configuration in active region




Fig 3.8 CE Configurations

I_B is microamperes compared to milliamperes of I_C .

I_B will flow when $V_{BE} > 0.7V$ for silicon and $0.3V$ for germanium. Before this value I_B is very small and no I_B .

Base-emitter junction is forward bias. Increasing V_{CE} will reduce I_B for different values.




Fig 3.9a Input characteristics for common-emitter npn transistor




Fig 3.9b Output characteristics for common-emitter npn transistor

For small V_{CE} ($V_{CE} < V_{CE(sat)}$, I_C increase linearly with increasing of V_{CE} $V_{CE} > V_{CE(sat)}$ I_C not totally depends on V_{CE} \square constant I_C

$I_B(\mu A)$ is very small compare to I_C (mA). Small increase in I_B cause big increase in I_C $I_B=0$ A \square I_{CEO} occur.

Noticing the value when $I_C=0A$. There is still some value of current flows.

Active region	Saturation region	Cut-off region
<ul style="list-style-type: none"> B-E junction is forward bias C-B junction is reverse bias can be employed for voltage, current and power amplification 	<ul style="list-style-type: none"> B-E and C-B junction is forward bias, thus the values of I_B and I_C is too big. The value of V_{CE} is so small. Suitable region when the transistor as a logic switch. NOT and avoid this region when the transistor as an amplifier. 	<ul style="list-style-type: none"> region below $I_B=0\mu A$ is to be avoided if an undistorted o/p signal is required B-E junction and C-B junction is reverse bias $I_B=0$, I_C not zero, during this condition $I_C=I_{CEO}$ where is this current flow when B-E is reverse bias.

3. Voltage divider bias or self bias or emitter bias

The voltage divider as shown in the fig 4.7 is formed using external resistors R_1 and R_2 . The voltage across R_2 forward biases the emitter junction. By proper selection of resistors R_1 and R_2 , the operating point of the transistor can be made independent of β . In this circuit, the voltage divider holds the base voltage fixed independent of base current provided the divider current is large compared to the base current. However, even with a fixed base voltage, collector current varies with temperature (for example) so an emitter resistor is added to stabilize the Q-point, similar to the above circuits with emitter resistor.




Fig 4.7 Voltage Divider Biasing Circuit

In this circuit the base voltage is given by:
voltage across

$$V_B = \frac{R_2}{R_1 + R_2} V_{cc} - I_B \frac{R_1 R_2}{R_1 + R_2}$$

$$\approx V_{cc} \frac{R_2}{R_1 + R_2} \quad \text{provided } I_B \ll I_2 = V_B / R_2.$$

$$\text{Also } V_B = V_{be} + I_E R_E$$

For the given circuit,

$$I_B = \frac{\frac{V_{CC}}{1 + R_1/R_2} - V_{be}}{(\beta + 1)R_E + R_1 \parallel R_2}.$$

Let the current in resistor R1 is I1 and this is divided into two parts – current through base and resistor R2. Since the base current is very small so for all practical purpose it is assumed that I1 also flows through R2, so we have

$$I_1 = \frac{V_{CC}}{R_1 + R_2}$$

$$V_2 = \frac{V_{CC}}{R_1 + R_2} \cdot R_2$$

Applying KVL in the circuit, we have

$$V_2 = V_{BE} + V_E$$

$$V_2 = V_{BE} + I_E R_E$$

$$I_E = \frac{V_2 - V_{BE}}{R_E}$$

$$I_C = \frac{V_2 - V_{BE}}{R_E} \quad \because I_C \cong I_E$$

$$I_C = \frac{\frac{V_{CC}}{R_1 + R_2} \cdot R_2 - V_{BE}}{R_E}$$

It is apparent from above expression that the collector current is independent of β thus the stability is excellent. In all practical cases the value of V_{BE} is quite small in comparison to the V_2 , so it can be ignored in the above expression so the collector current is almost independent of the transistor parameters thus this arrangement provides excellent stability.

Again applying KVL in collector circuit, we have

$$V_{CC} = I_C R_C + V_{CE} + I_E R_E$$

$$\because I_C \cong I_E$$

$$\therefore V_{CC} = I_C R_C + V_{CE} + I_C R_E$$

$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

The resistor R_E provides stability to the circuit. If the current through the collector rises, the voltage across the resistor R_E also rises. This will cause V_{CE} to increase as the voltage V_2 is independent of collector current. This decreases the base current, thus collector current increases to its former value.

Stability factor for such circuit arrangement is given by

$$S = \frac{(1 + \beta)(R_{eq} + R_E)}{R_{eq} + R_E(1 + \beta)}$$

$$R_{eq} = R_1 || R_2$$

$$S = \frac{(1 + \beta) \left(1 + \frac{R_{eq}}{R_E} \right)}{\frac{R_{eq}}{R_E} + 1 + \beta}$$

If R_{eq}/R_E is very small compared to 1, it can be ignored in the above expression thus we have

$$S = \frac{1 + \beta}{1 + \beta} = 1$$

Which is excellent since it is the smallest possible value for the stability. In actual practice the value of stability factor is around 8-10, since R_{eq}/R_E cannot be ignored as compared to 1.

4. Explain the DC and AC load line.

DC LOAD LINE

Referring to the biasing circuit of fig 4.2a, the values of V_{CC} and R_C are fixed and I_C and V_{CE} are dependent on R_B .

Applying Kirchhoff's voltage law to the collector circuit in fig. 4.2a, we get

$$V_{CC} = I_C R_C + V_{CE}$$





Fig 4.2a CE Amplifier circuit



(b) Load line

The straight line represented by AB in fig.4.2b is called the dc load line. The coordinates of the end point A are obtained by substituting $V_{CE} = 0$ in the above equation. Then $I_C = \frac{V_{CC}}{R_C}$. Therefore the coordinates of A are $V_{CE} = 0$ and $I_C = \frac{V_{CC}}{R_C}$.

The coordinates of B are obtained by substituting $I_c=0$ in the above equation. Then $V_{ce} = V_{cc}$. Therefore the coordinates of B are $V_{CE}=V_{cc}$ and $I_c=0$. Thus the dc load line AB can be drawn if the values of R_c and V_{cc} are known. As shown in the fig4.2b, the optimum POINT IS LOCATED AT THE MID POINT OF THE MIDWAY BETWEEN a AND b. In order to get faithful amplification, the Q point must be well within the active region of the transistor Even though the Q point is fixed properly, it is very important to ensure that the operating point remains stable where it is originally fixed. If the Q point shifts nearer to either A or B, the output voltage and current get clipped, thereby o/p signal is distorted.

In practice, the Q-point tends to shift its position due to any or all of the following three main factors..

- 1) Reverse saturation current, I_{co} , which doubles for every 10°C raise in temperature
- 2) Base emitter Voltage, V_{BE} , which decreases by 2.5 mV per $^\circ\text{C}$
- 3) Transistor current gain, h_{FE} or β which increases with temperature.

If base current I_B is kept constant since I_B is approximately equal to V_{cc}/R_B . If the transistor is replaced by another one of the same type, one cannot ensure that the new transistor will have identical parameters as that of the first one. Parameters such as β vary over a range. This results in the variation of collector current I_c for a given I_B . Hence, in the o/p characteristics, the spacing between the curves might increase or decrease which leads to the shifting of the Q-point to a location which might be completely unsatisfactory.

AC LOAD LINE

After drawing the dc load line, the operating point Q is properly located at the center of the dc load line. This operating point is chosen under zero input signal condition of the circuit. Hence the ac load line should also pass through the operating point Q. The effective ac load resistance R_{ac} , is a combination of R_c parallel to R_L i.e. $R_{ac} = R_L \parallel R_c$. So the slope of the ac load line CQD will be $\left(\frac{-1}{R_{ac}}\right)$. To draw the ac load line, two end points, i.e. $V_{CE(max)}$ and $I_{C(max)}$ when the signal is applied are required.

$$V_{CE(max)} = V_{CEQ} + I_{CQ}R_{ac}, \text{ which locates point D on the } V_{ce} \text{ axis.}$$

$$I_{c(max)} = I_{CQ} + \frac{V_{CEQ}}{R_{ac}}, \text{ which locates the point C on the } I_c \text{ axis.}$$

By joining points c and D, ac load line CD is constructed. As $R_c > R_{ac}$, The dc load line is less steep than ac load line.

5. Explain the working of fixed bias.

1) Fixed bias (base bias)




Fig 4.3 Fixed Biasing Circuit

This form of biasing is also called *base bias*. In the fig 4.3 shown, the single power source (for example, battery) is used for both collector and base of a transistor, although separate batteries can also be used.

In the given circuit, $V_{CC} = I_B R_B + V_{be}$

Therefore, $I_B = (V_{CC} - V_{be})/R_B$

Since the equation is independent of current $I_C R$, $dI_B/dI_C R = 0$ and the stability factor is given by the equation..... reduces to

$$S = 1 + \beta$$

Since β is a large quantity, this is very poor biasing circuit. Therefore in practice the circuit is not used for biasing.

For a given transistor, V_{be} does not vary significantly during use. As V_{CC} is of fixed value, on selection of R the base current I_B is fixed. Therefore this type is called *fixed bias* type of circuit.

Also for given circuit, $V_{CC} = I_C R_C + V_{ce}$

Therefore, $V_{ce} = V_{CC} - I_C R_C$

Merits:

- It is simple to shift the operating point anywhere in the active region by merely changing the base resistor (R_B).
- A very small number of components are required.

Demerits:

- The collector current does not remain constant with variation in temperature or power supply voltage. Therefore the operating point is unstable.
- Changes in V_{be} will change I_B and thus cause R_E to change. This in turn will alter the gain of the stage.
- When the transistor is replaced with another one, considerable change in the value of β can be expected. Due to this change the operating point will shift.

2.Explain the operation of emitter feedback bias.

The emitter feedback bias circuit is shown in the fig 4.4. The fixed bias circuit is modified by attaching an external resistor to the emitter. This resistor introduces negative feedback that stabilizes the Q-point. From Kirchhoff's voltage law, the voltage across the base resistor is

$$V_{Rb} = V_{CC} - I_e R_e - V_{be}.$$




Fig 4.4 Self Biasing Circuit

From Ohm's law, the base current is

$$I_b = V_{Rb} / R_b.$$

The way feedback controls the bias point is as follows. If V_{be} is held constant and temperature increases, emitter current increases. However, a larger I_e increases the emitter voltage $V_e = I_e R_e$,

which in turn reduces the voltage V_{R_B} across the base resistor. A lower base-resistor voltage drop reduces the base current, which results in less collector current because $I_C = \beta I_B$. Collector current and emitter current are related by $I_C = \alpha I_E$ with $\alpha \approx 1$, so increase in emitter current with temperature is opposed, and operating point is kept stable.

Similarly, if the transistor is replaced by another, there may be a change in I_C (corresponding to change in β -value, for example). By similar process as above, the change is negated and operating point kept stable.

For the given circuit,

$$I_B = (V_{CC} - V_{be}) / (R_B + (\beta + 1)R_E).$$

Merits:

The circuit has the tendency to stabilize operating point against changes in temperature and β -value.

Demerits:

- In this circuit, to keep I_C independent of β the following condition must be met:

$$I_C = \beta I_B = \frac{\beta(V_{CC} - V_{be})}{R_B + (\beta + 1)R_E} \approx \frac{(V_{CC} - V_{be})}{R_E}$$

which is approximately the case if $(\beta + 1)R_E \gg R_B$.

- As β -value is fixed for a given transistor, this relation can be satisfied either by keeping R_E very large, or making R_B very low.
- If R_E is of large value, high V_{CC} is necessary. This increases cost as well as precautions necessary while handling.
- If R_B is low, a separate low voltage supply should be used in the base circuit. Using two supplies of different voltages is impractical.
- In addition to the above, R_E causes ac feedback which reduces the voltage gain of the amplifier.

Multiple Choice Questions

1. Which operating region of BJT enables Emitter-base & Collector-base junctions to undergo perfect short-circuit configuration ?
 - a. Active Region
 - b. Saturation Region
 - c. Cut-off Region
 - d. None of the above
2. The total emitter current (I_E) is given by _____
 - a) $I_E = I_{pE} * I_{nE}$
 - b) $I_E = I_{pE} - I_{nE}$
 - c) $I_E = I_{pE} / I_{nE}$
 - d) $I_E = I_{pE} + I_{nE}$
3. The grown junction type transistors is generally used for _____
 - a) PNP transistors
 - b) NPN transistors
 - c) Both transistors
 - d) depends on the material used
4. The relation between α and β is _____
 - a) $\beta = \alpha / (1 - \alpha)$
 - b) $\alpha = \beta / (1 + \beta)$
 - c) $\beta = \alpha / (1 + \alpha)$
 - d) $\alpha = \beta / (1 - \beta)$
5. When the signal is applied, the ratio of change of collector current to the ratio of change of base current is called _____
 - a) dc current gain
 - b) base current amplification factor
 - c) emitter current amplification factor
 - d) ac current gain
6. Which of the following cases damage the transistor?
 - a) when V_{CE} is increased too far
 - b) when V_{CE} is decreased too far
 - c) when V_{BE} is increased too far
 - d) when V_{BE} is decreased too far

7. A transistor has an I_C of 100mA and I_B of 0.5mA. What is the value of α_{dc} ?

- a) 0.787
- b) 0.995
- c) 0.543
- d) 0.659

8. The AC current gain in a common base configuration is _____

- a) $-\Delta I_C / \Delta I_E$
- b) $\Delta I_C / \Delta I_E$
- c) $\Delta I_E / \Delta I_C$
- d) $-\Delta I_E / \Delta I_C$

9. the output resistance of CB transistor is given by _____

- a) $\Delta V_{CB} / \Delta I_C$
- b) $\Delta V_{BE} / \Delta I_B$
- c) $\Delta V_{BE} / \Delta I_C$
- d) $\Delta V_{EB} / \Delta I_E$

10. The thermal runaway is avoided in a self bias because _____

- a) of its independence of β
- b) of the positive feedback produced by the emitter resistor
- c) of the negative feedback produced by the emitter resistor
- d) of its dependence of β

Fill in the blanks

1. When transistors are used in digital circuits they usually operate in the:

2. In a C-E configuration, an emitter resistor is used for

3. The input resistance of the base of an emitter-follower is usually _____

4. V_{CE} approximately equals _____ when a transistor switch is cut off.

5. An emitter-follower has a voltage gain that is _____.

6. V_{CE} approximately equals _____ when a transistor switch is in saturation.

7. The phase difference between the input and output ac voltage signals of a common-emitter amplifier is _____.

8. A current ratio of I_C/I_E is usually less than one and is called:
9. The C-B configuration is used to provide which type of gain?
10. A transistor may be used as a switching device or as a:

Solutions	
MCQ's	Fill in the blanks
1.B	Saturation and cutoff regions
2.D	Stabilization
3.B	Very high
4.B	V_{CC}
5.D	Approximately equal to one
6.A	0.3V
7.B	180°
8.A	Alpha
9.A	Voltage
10.C	Variable resistor

Unit 3

Two marks question answers

1. Give the advantages and disadvantages of tunnel diode

Advantages

1. Low noise
2. Ease of operation
3. High speed
4. Low power

Disadvantages

1. Voltage range over which it can be operated is 1 V less.
2. Being a two terminal device there is no isolation between the input and output circuit

2 What is photo diode?

The photo diode is a semiconductor p-n junction device whose region of operation is limited to the reverse biased region. The figure below shows the symbol of photodiode



Fig :Symbol of photodiode.

3. Mention the applications of UJT.

1. It is used in timing circuits
2. It is used in switching circuits
3. It is used in phase control circuits
4. It can be used as trigger device for SCR and triac.
5. It is used in saw tooth generator.
6. It is used for pulse generation

4. Why do you call FET as field effect transistor?

The name “field effect” is derived from the fact that the current is controlled by an electric field set up in the device by an external voltage, applied across gate and source terminals, which reverse bias the junctions.

5. Define pinch off voltage?

It is the voltage at which the channel is pinched off, i.e. all the free charge from the channel get removed. At Pinch-off voltage V_P the drain current becomes constant.

Three marks question answers

1. What is varactor diode?

A varactor diode is best explained as a variable capacitor. Think of the depletion region as a variable dielectric. The diode is placed in reverse bias. The dielectric is “adjusted” by reverse bias voltage changes.

- Junction capacitance is present in all reverse biased diodes because of the depletion region.
- Junction capacitance is optimized in a varactor diode and is used for high frequencies and switching applications.
- Varactor diodes are often used for electronic tuning applications in FM radios and televisions

2. Draw the v - I characteristics of SCR

V I characteristics of SCR:




Fig 1.25: V-I characteristics of SCR

As already mentioned, the **SCR** is a four-layer device with three terminals, namely, the anode, the cathode and the gate. When the anode is made positive with respect to the cathode, junctions J_1 and J_3 are forward biased and junction J_2 is reverse-biased and only the leakage current will flow through the device. The SCR is then said to be in the forward blocking state or in the forward mode or off state. But when the cathode is made positive with respect to the anode, junctions J_1 and J_3 are reverse-biased, a small reverse leakage current will flow through the SCR and the SCR is said to be in the reverse blocking state or in reverse mode.

When the anode is positive with respect to cathode i.e. when the SCR is in forward mode, the SCR does not conduct unless the forward voltage exceeds certain value, called the forward breakover voltage, V_{FB0} . In non-conducting state, the current through the SCR is the leakage current which is very small and is negligible. If a positive gate current is supplied, the SCR can become conducting at a voltage much lesser than forward break-over voltage. The larger the gate current, lower the break-over voltage. With sufficiently large gate current, the SCR behaves identical to PN rectifier. Once the SCR is switched on, the forward voltage drop across it is suddenly reduced to very small value, say about 1 volt. In the conducting or on-state, the current through the SCR is limited by the external impedance. When the anode is negative with respect to cathode that is when the SCR is in reverse mode or in blocking state no current flows through the SCR except very small leakage current of the order of few micro-amperes. But if the reverse voltage is increased beyond a certain value, called the reverse break- over voltage, V_{RBO} avalanche break down takes place. Forward break-over voltage V_{FB0} is usually higher than reverse breakover voltage, V_{RBO} .

From the foregoing discussion, it can be seen that the SCR has two stable and reversible operating states. The change over from off-state to on-state, called turn-on, can be achieved by increasing the forward voltage beyond V_{FB0} . A more convenient and useful method of turn-on the device employs the gate drive. If the forward voltage is less than the forward break-over voltage, V_{FB0} , it can be turned-on by applying a positive voltage between the gate and the cathode. This method is called the gate control. Another very important feature of the gate is that once the SCR is triggered to on-state the gate loses its control.

3.. Give the advantages and disadvantages of tunnel diode



Advantages

1. Low noise
2. Ease of operation
3. High speed
4. Low power

Disadvantages

1. Voltage range over which it can be operated is 1 V less.
2. Being a two terminal device there is no isolation between the input and output circuit.

4. Draw the symbols for the P-channel and N-channel JFET.



5. Give expressions for R_i , R_o , Voltage gain of CS, CD, CG?

The following equations are provided for MOSFET's with voltage divider bias arrangement having R_{g1} and R_{g2} as biasing resistors at the gate terminal and constant current source at the source terminal.

Amplifier/Parameter	Input resistance	output resistance	Voltage gain
Common Source amplifier	R_g	$r_o//R_d$	$-gm*(r_o//R_d//R_l)$
Common Drain amplifier(Neglecting r_o)	R_g	R_d	$-gm*(R_d//R_l)$
Common Gate amplifier(Neglecting r_o)	$1/gm$	R_d	$gm*(R_d//R_l)$

Where $R_g = R_{g1} // R_{g2}$, gm is Transconductance, R_d is the resistance at the drain terminal.


6. What are the Limitations of JFET

1. FET's theoretically are ideal voltage amplifiers with high input resistance and low output resistance. But it is seldom used in amplifier circuits due to its low gain bandwidth product compared to Bipolar Junction Transistors.
2. Faster switching times can be achieved in BJT compared to FET by preventing the devices from going into hard saturation. In FET internal junction capacitance's are responsible for higher delay times.
3. The performance of FET deteriorates as frequency increases due to feedback by internal capacitances.

5 MARKS 5 QUESTIONS

1. Explain the operation of Zener diode.

The **Zener diode** is like a general-purpose signal diode consisting of a silicon PN junction. When biased in the forward direction it behaves just like a normal signal diode passing the rated current, but as soon as a reverse voltage applied across the Zener diode exceeds the rated voltage of the device, the diodes breakdown voltage V_B is reached at which point a process called *Avalanche Breakdown* occurs in the semiconductor depletion layer and a current starts to flow through the diode to limit this increase in voltage. The current now flowing through the Zener diode increases dramatically to the maximum circuit value (which is usually limited by a series resistor) and once achieved this reverse saturation current remains fairly constant over a wide range of applied voltages. This breakdown voltage point, V_B is called the "zener voltage" for zener diodes and can range from less than one volt to hundreds of volts. The point at which the zener voltage triggers the current to flow through the diode can be very accurately controlled (to less than 1% tolerance) in the doping stage of the diodes semiconductor construction giving the diode a specific *zener breakdown voltage*, (V_Z) for example, 4.3V or 7.5V. This zener breakdown voltage on the I-V curve is almost a vertical straight line.



Zener Diode I-V Characteristics

The **Zener Diode** is used in its "reverse bias" or reverse breakdown mode, i.e. the diodes anode connects to the negative supply. From the I-V characteristics curve above, we can see that the zener diode has a region in its reverse bias characteristics of almost a constant negative voltage regardless of the value of the current flowing through the diode and remains nearly constant even with large changes in current as long as the zener diodes current remains between the breakdown current $I_{Z(min)}$ and the maximum current rating $I_{Z(max)}$.

This ability to control itself can be used to great effect to regulate or stabilize a voltage source against supply or load variations. The fact that the voltage across the diode in the breakdown region is almost constant turns out to be an important application of the zener diode as a voltage regulator. The function of a regulator is to provide a constant output voltage to a load connected in parallel with it in spite of the ripples in the supply voltage or the variation in the load current and the zener diode will continue to regulate the voltage until the diodes current falls below the minimum $I_{Z(min)}$ value in the reverse breakdown region

2. With neat diagram explain about varactor diode.

Varactor diode is a special type of diode which uses transition capacitance property i.e voltage variable capacitance .These are also called as varicap,VVC(voltage variable capacitance) or tuning diodes. The varactor diode symbol is shown below with a diagram representation.



Fig 1.21a:symbol of varactor diode

When a reverse voltage is applied to a PN junction, the holes in the p-region are attracted to the anode terminal and electrons in the n-region are attracted to the cathode terminal creating a region where there is little current. This region ,the depletion region, is essentially devoid of carriers and behaves as the dielectric of a capacitor. The depletion region increases as reverse voltage across it increases; and since capacitance varies inversely as dielectric thickness, the junction capacitance will decrease as the voltage across the PN junction increases. So by varying the reverse voltage across a PN junction the junction capacitance can be varied .This is shown in the typical varactor voltage-capacitance curve below.




Fig 1.21b:voltage- capacitance curve

Notice the nonlinear increase in capacitance as the reverse voltage is decreased. This nonlinearity allows the varactor to be used also as a harmonic generator.

Major varactor considerations are:

- (a) Capacitance value
- (b) Voltage
- (c) Variation in capacitance with voltage.
- (d) Maximum working voltage
- (e) Leakage current

3. Explain the operation of tunnel diode and draw its equivalent circuit.

A **tunnel diode** or **Esaki diode** is a type of semiconductor diode which is capable of very fast operation, well into the microwave frequency region, by using quantum mechanical effects.

It was invented in August 1957 by Leo Esaki when he was with Tokyo Tsushin Kogyo, now known as Sony. In 1973 he received the Nobel Prize in Physics, jointly with Brian Josephson, for discovering the electron tunneling effect used in these diodes. Robert Noyce independently came up with the idea of a tunnel diode while working for William Shockley, but was discouraged from pursuing it.



Fig 1.19: Tunnel diode schematic symbol

These diodes have a heavily doped p–n junction only some 10 nm (100 Å) wide. The heavy doping results in a broken bandgap, where conduction band electron states on the n-side are more or less aligned with valence band hole states on the p-side. Tunnel diodes were manufactured by Sony for the first time in 1957 followed by General Electric and other companies from about 1960, and are still made in low volume today. Tunnel diodes are usually made from germanium, but can also be made in gallium arsenide and silicon materials. They can be used as oscillators, amplifiers, frequency converters and detectors. Tunnelling Phenomenon:

In a conventional semiconductor diode, conduction takes place while the p–n junction is forward biased and blocks current flow when the junction is reverse biased. This occurs up to a point known as the “reverse breakdown voltage” when conduction begins (often accompanied by destruction of the device). In the tunnel diode, the dopant concentration in the p and n layers are increased to the point where the **reverse breakdown voltage** becomes **zero** and the diode conducts in the reverse direction. However, when forward-biased, an odd effect occurs called “quantum mechanical tunnelling” which gives rise to a region where an *increase* in forward voltage is accompanied by a *decrease* in forward current. This negative resistance region can be exploited in a solid state version of the dynatron oscillator which normally uses a tetrode thermionic valve (or tube).

Forward bias operation

Under normal forward bias operation, as voltage begins to increase, electrons at first tunnel through the very narrow p–n junction barrier because filled electron states in the conduction band on the n-side become aligned with empty valence band hole states on the p-side of the p–n junction. As voltage increases further these states become more misaligned and the current drops – this is called *negative resistance* because current decreases with increasing voltage. As voltage increases yet further, the diode begins to operate as a normal diode, where electrons travel by conduction across the p–n junction, and no longer by tunneling through the p–n junction barrier. Thus the most important operating region for a tunnel diode is the negative resistance region.

Reverse bias operation

When used in the reverse direction they are called **back diodes** and can act as fast rectifiers with zero offset voltage and extreme linearity for power signals (they have an accurate square law characteristic in the reverse direction).

Under reverse bias filled states on the p-side become increasingly aligned with empty states on the n-side and electrons now tunnel through the pn junction barrier in reverse direction – this is the Zener effect that also occurs in zener diodes.

Technical comparisons




Fig 1.20a: current-voltage characteristic of tunnel diode

A rough approximation of the VI curve for a tunnel diode, showing the negative differential resistance region. The Japanese physicist Leo Esaki invented the tunnel diode in 1958. It consists of a p-n junction with highly doped regions. Because of the thinness of the junction, the electrons can pass through the potential barrier of the dam layer at a suitable polarization, reaching the energy states on the other sides of the junction. The current-voltage characteristic of the diode is represented in Figure 1.20a. In this sketch i_p and U_p are the peak, and i_v and U_v are the valley values for the current and voltage respectively. The form of this dependence can be qualitatively explained by considering the tunneling processes that take place in a thin p-n junction

4. Break down mechanisms

When an ordinary P-N junction diode is reverse biased, normally only very small reverse saturation current flows. This current is due to movement of minority carriers. It is almost independent of the voltage applied. However, if the reverse bias is increased, a point is reached when the junction breaks down and the reverse current increases abruptly. This current could be large enough to destroy the junction. If the reverse current is limited by means of a suitable series resistor, the power dissipation at the junction will not be excessive, and the device may be operated continuously in its breakdown region to its normal (reverse saturation) level. It is found that for a suitably designed diode, the breakdown voltage is very stable over a wide range of reverse currents. This quality gives the breakdown diode many useful applications as a voltage reference source.

The critical value of the voltage, at which the breakdown of a P-N junction diode occurs, is called the *breakdown voltage*. The breakdown voltage depends on the width of the depletion region, which, in turn, depends on the doping level. The junction offers almost zero resistance at the breakdown point.

There are two mechanisms by which breakdown can occur at a reverse biased P-N junction:

1. avalanche breakdown and
2. Zener breakdown.

Avalanche breakdown

The minority carriers, under reverse biased conditions, flowing through the junction acquire a kinetic energy which increases with the increase in reverse voltage. At a sufficiently high reverse voltage (say 5 V or more), the kinetic energy of minority carriers becomes so large that they knock out electrons from the covalent bonds of the semiconductor material. As a result of collision, the liberated electrons in turn liberate more electrons and the current becomes very large leading to the breakdown of the crystal structure itself. This phenomenon is called the avalanche breakdown. The breakdown region is the knee of the characteristic curve. Now the current is not controlled by the junction voltage but rather by the external circuit.


Zener breakdown

Under a very high reverse voltage, the depletion region expands and the potential barrier increases leading to a very high electric field across the junction. The electric field will break some of the covalent bonds of the semiconductor atoms leading to a large number of free minority carriers, which suddenly increase the reverse current. This is called the Zener effect. The breakdown occurs at a particular and constant value of reverse voltage called the breakdown voltage, it is found that Zener breakdown occurs at electric field intensity of about 3×10^7 V/m.

5. FET biasing

Unlike BJTs, thermal runaway does not occur with FETs, as already discussed in our blog. However, the wide differences in maximum and minimum [transfer characteristics](#) make I_D levels unpredictable with simple fixed-gate bias voltage. To obtain reasonable limits on quiescent drain currents I_D and drain-source voltage V_{DS} , source resistor and potential divider bias techniques must be used. With few exceptions, MOSFET bias circuits are similar to those used for [JFETs](#). Various FET biasing circuits are discussed below:

Fixed Bias.



Fixed Biasing Circuit For JFET

Fixed bias-FET

DC bias of a FET device needs setting of gate-source voltage V_{GS} to give desired drain current I_D . For a JFET drain current is limited by the saturation current I_{DS} . Since the FET has such a high input impedance that no gate current flows and the dc voltage of the gate set by a voltage divider or a fixed battery voltage is not affected or loaded by the FET.

Fixed dc bias is obtained using a battery V_{QG} . This battery ensures that the gate is always negative with respect to source and no current flows through resistor R_G and gate terminal that is $I_G = 0$. The battery provides a voltage V_{GS} to bias the N-channel JFET, but no resulting current is drawn from the battery

V_{GG} . Resistor R_G is included to allow any ac signal applied through capacitor C to develop across R_G . While any ac signal will develop across R_G , the dc voltage drop across R_G is equal to $I_G R_G$ i.e. 0 volt.


The gate-source voltage V_{GS} is then

$$V_{GS} = -v_G - v_s = -v_{GG} - 0 = -V_{GG}$$

The drain -source current I_D is then fixed by the gate-source voltage as determined by equation.

This current then causes a voltage drop across the drain resistor R_D and is given as $V_{RD} = I_D R_D$ and output voltage, $V_{out} = V_{DD} - I_D R_D$

Self-Bias.



Self-Bias Circuit For N-Channel JFET

FET-Self Bias circuit

This is the most common method for biasing a JFET. Self-bias circuit for N-channel JFET is shown in figure.

Since no gate current flows through the reverse-biased gate-source, the gate current $I_G = 0$ and, therefore, $v_G = i_G R_G = 0$

With a drain current I_D the voltage at the S is

$$V_s = I_D R_s$$

The gate-source voltage is then

$$V_{GS} = V_G - V_s = 0 - I_D R_s = -I_D R_s$$


So voltage drop across resistance R_s provides the biasing voltage V_{Gg} and no external source is required for biasing and this is the reason that it is called self-biasing.

The operating point (that is zero signal I_D and V_{DS}) can easily be determined from equation and equation given below :

$$V_{DS} = V_{DD} - I_D (R_D + R_s)$$

Thus dc conditions of JFET amplifier are fully specified. A Self biasing of a JFET stabilizes its quiescent operating point against any change in its parameters like transconductance. Let the given JFET be replaced by another JFET having the double conductance then drain current will also try to be double but since any increase in voltage drop across R_s , therefore, gate-source voltage, V_{GS} becomes more negative and thus increase in drain current is reduced.

Potential-Divider Biasing.



*Potential-Divider Bias Circuit
For N-Channel JFET*

Fet-potential-divider-biasing

A slightly modified form of dc bias is provided by the \hat{A} circuit shown in figure. The resistors R_{G1} and R_{G2} form a potential divider across drain supply V_{DD} . The voltage V_2 across R_{G2} provides the necessary bias. The additional gate resistor R_{G1} from gate to supply voltage facilitates in larger adjustment of the dc bias point and permits use of larger valued R_S .

The gate is reverse biased so that $I_G = 0$ and gate voltage

$$V_G = V_2 = (V_{DD}/R_{G1} + R_{G2}) * R_{G2}$$

And

$$V_{GS} = v_G - v_s = V_G - I_D R_S$$

The circuit is so designed that $I_D R_S$ is greater than V_G so that V_{GS} is negative. This provides correct bias voltage.

The operating point can be determined as

$$I_D = (V_2 - V_{GS})/ R_S$$

And

$$V_{DS} = V_{DD} - I_D (R_D + R_S)$$

Multiple Choice Questions

1. The terminals of a UJT are

- a. Gate, Anode, Cathode
- b. Anode, Cathode
- c. Emitter, Base
- d. Emitter, Base1, Base2

ans:d

2. What device can be modeled by a diode and two resistors?

- a. BJT
- b. DIAC
- c. SCR

d. UJT

ans:d

3. The tunnel diode is mainly used

- A.For very high speed of switching
- B.To control the power
- C.For rectification
- D.For fast chopping

ANS: A

4.The tunnel diode is best suited for

- A.Amplitude limiters
- B.Amplifiers
- C.Oscillators
- D.Rectifiers

ANS: B

5. The varactor is widely used in

- A.FM receivers
- B.TV receivers
- C.Communication equipment
- D.All of the above

ANS: D

6. The varactor is also known as

- A.Epicap
- B.Varicap
- C.Tuning diode
- D.All of the above

ANS: D

7. Varactor diodes are used in FM receivers to obtain

- A. Automatic frequency control
- B. Automatic noise control
- C. Automatic volume control
- D. Automatic gain control

ANS: A

8. The advantage of PIN diode is

- A. Higher resistivity of intrinsic region
- B. Higher powers handled
- C. Easier fabrication
- D. All of the above

ANS: D

9. The PIN diode is used as

- A. Amplifier
- B. Voltage controlled attenuator
- C. Rectifier
- D. None of these

ANS: B

10. A JFET has three terminals, namely

- A. cathode, anode, grid
- B. emitter, base, collector
- C. source, gate, drain
- D. none of the above

Answer : 3

FILL IN THE BLANKS

1. A zener diode is always connected.
2. A zener diode has breakdown voltage
3. A Zener diode is device
4. In the breakdown region, a Zener diode behaves like a source.
5. A Zener diode utilizes Characteristics for its operation.
6. _____ is the network-input impedance for a JFET fixed-bias configuration.
7. The _____ controls the _____ of an FET.
8. Transconductance is the ratio of changes in _____.
9. _____ is an undefined quantity in a JFET.
10. The pinch-off voltage of a JFET is about


Solutions	
MCQ's	Fill in the blanks
1. D	Reverse
2. D	Sharp
3. A	a non-linear
4. B	constant voltage
5. D	Reverse
6. D	R_g
7. A	V_{GS} , I_D
8. D	I_D to V_{GS}
9. B	A_i
10. C	5 V

UNIT IV

1. What is network and explain about two port network?

Network: A network is a collection of interconnected components. **Network** analysis is the process of finding the voltages across, and the currents through, every component in the **network**.

Two port network:




A transistor can be treated as a two part network. The terminal behavior of any two part network can be specified by the terminal voltages V_1 & V_2 at parts 1 & 2 respectively and current i_1 and i_2 , entering parts 1 & 2, respectively, as shown in figure.

2. What are the advantages of h parameter model?

Use of h – parameters to describe a transistor has the following advantages.

- h – Parameters are real numbers up to radio frequencies.
- They are easy to measure
- They can be determined from the transistor static characteristics curves.
- They are convenient to use in circuit analysis and design.
- Easily convert able from one configuration to other.
- Readily supplied by manufactories

10. What is the advantage of emitter resistance in CE amplifier?



The voltage gain of a CE stage depends upon h_{fe} . This transistor parameter depends upon temperature, aging and the operating point. Moreover, h_{fe} may vary widely from device to device, even for same type of transistor. To stabilize voltage gain A_v of each stage, it should be independent of h_{fe} . A simple and effective way is to connect an emitter resistor R_e as shown in Figure. The resistor provides negative feedback and provides stabilization.

Figure: CE amplifier with R_E

11. Explain phase distortion?

Phase Distortion or Delay Distortion is a type of amplifier distortion which occurs in a non-linear transistor amplifier when there is a time delay between the input signal and its appearance at the output. If we say that the phase change between the input and the output is zero at the fundamental frequency, the resultant phase angle delay will be the difference between the harmonic and the fundamental. This time delay will depend on the construction of the amplifier and will increase progressively with frequency within the bandwidth of the amplifier. For example, consider the waveform below:




Figure: Phase distortion

12. What is use of coupling capacitor and bypass capacitor?

Coupling capacitor:

Coupling capacitors (or dc blocking capacitors) are used to decouple ac and dc signals so as not to disturb the quiescent point of the circuit when ac signals are injected at the input.

Bypass capacitor:


Bypass capacitors are used to force signal currents around elements by providing a low impedance path at the frequency.

a) 3 marks 5 questions with answer

1. What are the advantages and disadvantages of transformer coupling?

1. Transformer Coupling results in more efficient amplification because no signal power is wasted in Inductor L.
2. This Coupling has the drawback of being larger, Heavier and Costlier than the RC coupling.
3. Transformer Coupling is rarely used beyond audio range.

2. Draw the circuit of Darlington pair?




3. What are the advantages of Cascade Amplifier?

- While the C-B (common-base) amplifier is known for wider bandwidth than the C-E (common-emitter) configuration, the low input impedance (10s of Ω) of C-B is a limitation for many applications.

- The solution is to precede the C-B stage by a low gain C-E stage which has moderately high input impedance ($k\Omega$ s).
- The cascade amplifier configuration has both wide bandwidth and a moderately high input impedance.

4. Draw the common base amplifier circuit and its small signal equivalent model?



5. What is the coupling schemes used in amplifiers?


The coupling techniques used in amplifiers are

1. RC coupling
2. Direct coupling
3. Transformer coupling

b) 5 marks 5 questions with answer

1. Draw the circuit of CE amplifier with un bypassed emitter resistor and derive expressions for R_i , R_o , A_v & A_i using approximate h-parameter model?

Consider the two-port network of CE amplifier. R_S is the source resistance and Z_L is the load impedance h-parameters are assumed to be constant over the operating range. The ac equivalent circuit is shown in below figure. (Phasor notations are used assuming sinusoidal voltage input). The quantities of interest are the current gain, input impedance, voltage gain, and output impedance.



Current gain:

For the transistor amplifier stage, A_i is defined as the ratio of output to input currents.

$$A_i = \frac{I_L}{I_b} = \frac{-I_c}{I_b} \quad (I_L + I_c = 0 \therefore I_L = -I_c)$$

$$I_c = h_{fe} I_b + h_{oe} V_c$$

$$V_c = I_L Z_L = -I_c Z_L$$

$$\therefore I_c = h_{fe} I_b + h_{oe} (-I_c Z_L)$$

$$\text{or } \frac{I_c}{I_b} = \frac{h_{fe}}{1 + h_{oe} Z_L}$$

$$\therefore A_i = - \frac{h_{fe}}{1 + h_{oe} Z_L}$$

Input Impedance:

The impedance looking into the amplifier input terminals (1,1') is the input impedance Z_i

$$Z_i = \frac{V_b}{I_b}$$

$$V_b = h_{ie} I_b + h_{re} V_c$$

$$\frac{V_b}{I_b} = h_{ie} + h_{re} \frac{V_c}{I_b}$$

$$= h_{ie} - \frac{h_{re} I_c Z_L}{I_b}$$

$$\therefore Z_i = h_{ie} + h_{re} A_i Z_L$$

$$= h_{ie} - \frac{h_{re} h_{fe} Z_L}{1 + h_{oe} Z_L}$$

$$\therefore Z_i = h_{ie} - \frac{h_{re} h_{fe}}{Y_L + h_{oe}} \quad (\text{since } Y_L = \frac{1}{Z_L})$$

Voltage gain:

The ratio of output voltage to input voltage gives the gain of the transistors.

$$A_v = \frac{V_c}{V_b} = - \frac{I_c Z_L}{V_b}$$

$$\therefore A_v = \frac{I_b A_i Z_L}{V_b} = \frac{A_i Z_L}{Z_i}$$

Output Admittance:

$$Y_0 = \left. \frac{I_c}{V_c} \right|_{V_s=0} = 0$$

$$I_c = h_{fe} I_b + h_{oe} V_c$$

$$\frac{I_c}{V_c} = h_{fe} \frac{I_b}{V_c} + h_{oe}$$

$$\text{when } V_s = 0, \quad R_s I_b + h_{ie} I_b + h_{re} V_c = 0.$$

$$\frac{I_b}{V_c} = -\frac{h_{re}}{R_s + h_{ie}}$$

$$\therefore Y_0 = h_{oe} - \frac{h_{re} h_{fe}}{R_s + h_{ie}}$$


Voltage amplification taking into account source impedance (R_s) is given by

$$\begin{aligned} A_{vs} &= \frac{V_c}{V_s} = \frac{V_c}{V_b} * \frac{V_b}{V_s} & \left(V_b = \frac{V_s * Z_i}{R_s + Z_i} \right) \\ &= A_v * \frac{Z_i}{Z_i + R_s} \\ &= \frac{A_v Z_L}{Z_i + R_s} \end{aligned}$$

2. Explain different types of distortions present in amplifiers?

Amplitude Distortion

Amplitude distortion occurs when the peak values of the frequency waveform are attenuated causing distortion due to a shift in the Q-point and amplification may not take place over the whole signal cycle. This non-linearity of the output waveform is shown below.



Amplitude Distortion greatly reduces the efficiency of an amplifier circuit. These “flat tops” of the distorted output waveform either due to incorrect biasing or over driving the input do not contribute anything to the strength of the output signal at the desired frequency.


Having said all that, some well known guitarist and rock bands actually prefer that their distinctive sound is highly distorted or “overdriven” by heavily clipping the output waveform to both the +ve and -ve power supply rails. Also, increasing the amounts of clipping on a sinusoid will produce so much

amplifier distortion that it will eventually produce an output waveform which resembles that of a “square wave” shape which can then be used in electronic or digital synthesizer circuits.

Frequency Distortion

Frequency Distortion is another type of amplifier distortion which occurs in a transistor amplifier when the level of amplification varies with frequency. Many of the input signals that a practical amplifier will amplify consist of the required signal waveform called the “Fundamental Frequency” plus a number of different frequencies called “Harmonics” superimposed onto it.

Normally, the amplitude of these harmonics are a fraction of the fundamental amplitude and therefore have very little or no effect on the output waveform. However, the output waveform can become distorted if these harmonic frequencies increase in amplitude with regards to the fundamental frequency. For example, consider the waveform below:




In the example above, the input waveform consists of the fundamental frequency plus a second harmonic signal. The resultant output waveform is shown on the right hand side. The frequency distortion occurs when the fundamental frequency combines with the second harmonic to distort the output signal. Harmonics are therefore multiples of the fundamental frequency and in our simple example a second harmonic was used.

Therefore, the frequency of the harmonic is twice the fundamental, $2 \times f$ or $2f$. Then a third harmonic would be $3f$, a fourth, $4f$, and so on. Frequency distortion due to harmonics is always a possibility in amplifier circuits containing reactive elements such as capacitance or inductance.

Phase Distortion

Phase Distortion or Delay Distortion is a type of amplifier distortion which occurs in a non-linear transistor amplifier when there is a time delay between the input signal and its appearance at the output.

If we say that the phase change between the input and the output is zero at the fundamental frequency, the resultant phase angle delay will be the difference between the harmonic and the fundamental. This time delay will depend on the construction of the amplifier and will increase progressively with frequency within the bandwidth of the amplifier. For example, consider the waveform below:




3. Explain Different coupling schemes used in amplifiers

The coupling schemes used in amplifiers are


1. RC coupling
2. Direct coupling
3. Transformer coupling

RC COUPLING



[RC Coupling](#) is the most Commonly used Coupling Between the two stages of a cascaded or multistage amplifier because it is cheaper in cost and Very compact circuit and provides excellent frequency response.

DIRECT COUPLING




the load is directly in series with the Output terminal of the active circuit element.

Direct coupling is essential for Very low frequency applications Such as photoelectric current. It has got advantages of Simple and Very cheap circuit arrangement, outstanding ability to amplify low frequency signals. The Drawbacks of Direct Coupling includes Poor Temperature stability and unsuitability for amplification of high frequency signals. Direct coupled amplifiers are used when

TRANSFORMER COUPLING

Impedance Coupling results in more efficient amplification because no signal power is wasted in Inductor L. Such Coupling has the drawback of being larger, Heavier and Costlier than the RC COUPLING. Impedance Coupling is rarely used beyond audio range



4. Explain the comparison of RC coupling, direct coupling and Transformer coupling?

Comparison of above coupling schemes is shown in below table.

S.N	Particular	R-C Coupled Amplifier	Transformer Coupled Amplifier	Direct Coupled Amplifier
1.	Frequency Response	More	Poor	best
2.	Cost	Excellent	More	Least
3.	Space and Weight	Less	More	Least
4.	Impedance matching	Not good	Good	Good
5.	Applications	Voltage amplification	Power amplification	Amplifying very low frequencies

5. Explain the operation of Darlington pair?

This is two transistors connected together so that the amplified current from the first is amplified further by the second transistor. This gives the Darlington pair a very high current gain such as 10000. Darlington pairs are sold as complete packages containing the two transistors. They have three leads (B, C and E) which are equivalent to the leads of a standard individual transistor.

The overall current gain is equal to the two individual gains multiplied together:

Darlington pair current gain, $h_{FE} = h_{FE1} \times h_{FE2}$

(h_{FE1} and h_{FE2} are the gains of the individual transistors)

This gives the Darlington pair a very high current gain, such as 10000, so that only a tiny base current is required to make the pair switch on.




Figure 1: Darlington amplifier





Figure 2: Darlington pair

Two transistors may be combined to form a configuration known as the Darlington pair which behaves like a single transistor with a current gain equivalent to the product of the current gain of the two transistors. This is especially useful where very high currents need to be controlled as in a power amplifier or power-regulator circuit. Darlington transistors are available whereby two transistors are combined in one single package. The base-emitter volt-drop is twice that of a small transistor.

6. Explain the effect of coupling and bypass capacitor on low frequency response of BJT amplifier?

Coupling capacitors (or dc blocking capacitors) are used to decouple ac and dc signals so as not to disturb the quiescent point of the circuit when ac signals are injected at the input.

Bypass capacitors are used to force signal currents around elements by providing a low impedance path at the frequency.



7. Explain low frequency response of BJT amplifier?

In the low-frequency region of the single-stage BJT or FET amplifier, it is the R - C combinations formed by the network capacitors and the network resistive parameters that determine the cutoff frequencies. In fact, an R - C network similar to the below can be established for each capacitive element and the frequency at which the output voltage drops to 0.707 of its maximum value determined. Once the cutoff frequencies due to each capacitor are determined, they can be compared to establish which will determine the low-cutoff frequency for the system.




Fig (a): R - C combination that will define a low cutoff frequency

(b): R - C circuit at very high frequencies

$$V_o = \frac{RV_i}{R + X_c}$$

$$A_v = \frac{V_o}{V_i} = \frac{R}{R - jX_c} = \frac{1}{1 - j\left(\frac{X_c}{R}\right)} = \frac{1}{1 - j\left(\frac{1}{\omega RC}\right)} = \frac{1}{1 - j\left(\frac{1}{2\pi f RC}\right)}$$

$$A_v = \frac{1}{1 - j\left(\frac{f_1}{f}\right)}$$

Where $f_1 = 1/2\pi RC$

In the magnitude and phase form,

$$A_v = \frac{V_o}{V_i} = \frac{1}{\sqrt{1 + \left(\frac{f_1}{f}\right)^2}} * \tan^{-1}\left(\frac{f_1}{f}\right)$$


$$\text{At } f = f_1, |A_v| = \frac{1}{\sqrt{2}} = 0.707 \rightarrow -3\text{dB}$$

(c): R - C circuit at low frequency i.e. $z = 0$

The output and input voltages are related by the voltage-divider rule in the following manner:

8. Explain the characteristics of common collector amplifier and draw it's small signal model?

It should be apparent that the load resistor in the common-collector amplifier circuit receives both the base and collector currents, being placed in series with the emitter. Since the emitter lead of a transistor is the one handling the most current (the sum of base and collector currents, since base and collector currents always mesh together to form the emitter current), it would be reasonable to presume that this amplifier will have a very large current gain. This presumption is indeed correct: the current gain for a common-collector amplifier is quite large, larger than any other transistor amplifier configuration. However, this is not necessarily what sets it apart from other amplifier designs.



PART-A (OBJECTIVE QUESTIONS)

- Which of the following amplifier has high power gain
(A) CB (B) CE (C) CC (D) both CB and CE
- In a RC coupled amplifier, which of the following component is mainly responsible for harmonic distortion of the signal
(A) Transistor (B) Biasing resistor (C) coupling capacitor (D) power supply
- Typical value of h_{ie} is
(A) 1k (B) 25k (C) 50k (D) 100k
- Identify the incorrect statement
(A) frequency distortion in an amplifier is mainly due to the reactive component circuit
(B) amplitude distortion is also referred to as non-linear distortion

(C) distortion in amplifier due to unequal phase shifts at different frequencies is called delay distortion

(D) phase shift distortion is same as frequency distortion

5. Phase difference between o/p voltage & i/p voltage of a CC amplifier at mid band frequencies

- (A) 180° (B) 0° (C) 45° (D) 90°

6. Major drawback of Darlington transistor pair [d]

- (A) low current gain compared to single emitter follower
(B) dependence of A_v on transistor selected
(C) low i/p impedance compared to single emitter follower
(D) dependence of H -parameters on quiescent conditions

7. Resultant current gain of a Darlington pair individual current gain of h_{fe} is

- (A) $h_{fe}/2$ (B) $2h_{fe}$ (C) h_{fe} (D) h_{fe}^2

8. 2-stage RC coupled amplifier is configured as

- (A) 2 capacitively coupled CE stages cascaded
(B) a CE stage capacitively coupled to a CC stage
(C) 2 capacitively coupled CB stages cascaded.
(D) 2 capacitively coupled CC stages cascaded

9. 2-transistor cascade with both collectors tied together & emitter of the transistor connected to the base of the transistor is referred to as

- (A) Darlington pair
(B) CE & CC cascade
(C) cascade amplifier
(D) differential pair

10. the i/p impedance of cascade amplifier is

- (A) h_{ic}
- (B) h_{ie}
- (C) infinity
- (D) h_{ib}

PART-A KEY

1	2	3	4	5	6	7	8	9	10
B	A	A	D	B	D	D	A	A	B

PART-B(FILL IN THE BLANKS)

- The parameter h_{22} has units of _____
- A CC Amplifier has highest _____ but lowest _____
- The current gain of single stage CE amplifier is nearly equal to _____
- The input impedance R_i of a CE amplifier in terms of h_{ie} , h_{oe} , h_{re} and load resistance. _____.
- The phase difference between output and input voltages of a CB amplifier is _____
- Transformer coupling is generally used when R_L is _____
- In a two stage cascaded amplifier, each of two cascaded stages has a voltage gain of 30 then the overall gain is _____
- The main advantage of multi stage amplifiers is _____
- Cascode amplifier is a combination of _____
- Darlington pair is combination of _____

PART-B KEY

1	Siemens
2	Current gain, power gain
3	Beta
4	$h_{ie} - (h_{re}h_{fe}R_L)/(1+h_{oe}R_L)$
5	0
6	small
7	900
8	High gain
9	CE-CB
10	CC-CC

UNIT V

1. Two marks question answers

1. Why FET's are so called? (or) Why FETs are voltage controlled devices?

The output characteristics of a FET can be controlled by the applied electric field (voltage) and hence the name FET and are voltage controlled devices.

2. How is drain current controlled in a JFET?

By controlling the reverse bias given to its gate, i.e., V_{GS} .

3. What is the pinch-off voltage in a JFET?

The value of V_{DS} at which the channel is pinched-off, i.e., all the free charges from the channel get removed, is called the pinch-off voltage in a JFET.

4. What are the parameters that control the pinch-off voltage of JFET?

Electron charge, donor/acceptor concentration density, permittivity of channel material and half-width of channel bar.

5. How does the FET behave (i) for small values of $|V_{DS}|$ and (ii) for large values of $|V_{DS}|$?

(i) FET behaves as an ordinary resistor for small values of $|V_{DS}|$, i.e., in ohmic region.

(ii) FET behaves as a constant current source for large values of $|V_{DS}|$ till breakdown occurs.

6. What is meant by saturation region?

The region of drain characteristic of a FET in which drain current remains fairly constant is called the saturation or pinch off region.

7. What is meant by drain-source saturation current I_{DSS} ?

The drain current in pinch-off region with $V_{DS} = 0$ is called I_{DSS} .

2. Three marks question answers

1. Why MOSFETs are never connected or disconnected in the circuit when power is ON?

If a MOSFET is connected or disconnected in a circuit when power is ON, the transient voltages caused by inductive kickback and other effects may exceed $V_{GS(max)}$ and thus wipe out the MOSFET.

2. List some applications of JFETs.

3. Used as buffers in measuring equipment, receivers and other general purpose devices.
4. Used in RF amplifiers of FM tuners and communication equipment.
5. Used in mixer circuits in FM and TV receivers and communication equipment.
6. Used in cascade amplifiers in measuring and test equipment.
7. Used as voltage variable resistor (VVR) in OP-AMPs and tone controls.
8. Used in hearing aids and inductive transducers.
9. Used in oscillator circuits.
10. As the physical size is small, it finds use in digital circuits in computers, large scale integration (LSI) and memory circuits.
11. Used as current sources.

3. List some advantages of MOSFETs.

MOSFETs combine the inherent advantages of solid-state devices such as:

- Small size
- Low power consumption
- Simplicity of construction
- Mechanical ruggedness.

4. Compare BJT and MOSFET

S.No	BJT	MOSFET
1	CB,CE,CC configurations	CS,CG,CD configurations
2	Less input resistance compared to JFET	Very high input resistance
3	Input output relation is linear	Input output relation is non-linear
4	Gain bandwidth product is high	Gain bandwidth product is low
5	Thermal noise is more	Thermal noise is less
6	Thermal stability is less	Thermal stability is more
7	Bigger size than MOSFET	Smaller size

- 1 CB,CE,CC configurations
- 2 Less input resistance compared to JFET
- 3 Input output relation is linear
- 4 Gain bandwidth product is high
- 5 Thermal noise is more
- 6 Thermal stability is less
- 7 Bigger size than MOSFET

MOSFET

- 1 CS, CG, CD configurations
- 2 Very high input resistances
- 3 Input output relation is non-linear
- 4 Gain bandwidth products is low
- 5 Thermal noise is less
- 6 Thermal stability is more
- 7 Smaller size

5. Comparison between JFET and BJT.

S.No	BJT	JFET
1	Low input impedance	High input impedance
2	High output impedance	Low output impedance
3	Bipolar device	Unipolar device
4	Noise is more	Less noise
5	Cheaper	Costlier
6	Gain is more	Less gain
7	Current controlled device	Voltage controlled device

BJT

- 1 Low input impedance
- 2 High output impedance
- 3 Bipolar device
- 4 Noise is more
- 5 Cheaper
- 6 Gain is more
- 7 Current controlled device

JFET

- 1 High input impedance
- 2 Low output impedance
- 3 Unipolar device
- 4 Less noise
- 5 Costlier
- 6 Less gain
- 7 Voltage controlled device

6. What are the important features of FET?

- The parameters of FET are temperature dependent. In FET, as temperature increases drain resistance also increases, reducing the drain current. Thus unlike BJT, thermal runaway does not occur with FET. Thus we can say FET is more temperature stable.
- FET has very high input impedance. Hence FET is preferred in amplifiers. It is less noisy.
- requires less space.
- it exhibits no offset voltage at zero drain current.

3. Five marks question answers

1. Explain the FET small signal model.

The linear small signal equivalent circuit for the FET can be obtained in a manner similar to that used to derive the corresponding model for a transistor.

We can express the drain current i_D as a function f of the gate voltage and drain voltage V_{ds} . I_d

$$=f(V_{gs}, V_{ds}) \text{-----}(1)$$

The transconductance g_m and drain resistance r_d :-

If both gate voltage and drain voltage are varied, the change in the drain current is approximated by using taylor's series considering only the first two terms in the expansion

$$\Delta i_d = \left. \frac{\partial i_d}{\partial V_{gs}} \right|_{V_{ds}=\text{constant}} \Delta V_{gs} + \left. \frac{\partial i_d}{\partial V_{ds}} \right|_{V_{gs}=\text{constant}} \Delta V_{ds} \text{ we can write } \Delta i_d = i_d$$

$$\Delta V_{gs} = V_{gs}$$

$$\Delta V_{ds} = V_{ds}$$

$$I_d = g_m V_{gs} + \frac{1}{r_d} V_{ds} \rightarrow (1)$$

$$\text{Where } g_m = \left. \frac{\partial i_d}{\partial V_{gs}} \right|_{V_{ds}} \cong \left. \frac{\Delta i_d}{\Delta V_{gs}} \right|_{V_{ds}}$$

$$g_m = \left. \frac{i_d}{V_{gs}} \right|_{V_{ds}}$$

Is the mutual conductance or transconductance .It is also called as g_{fs} or y_{fs} common source forward conductance .

The second parameter r_d is the drain resistance or output resistance is defined as

$$r_d = \left. \frac{\partial V_{ds}}{\partial i_d} \right|_{V_{gs}} \cong \left. \frac{\Delta V_{ds}}{\Delta i_d} \right|_{V_{gs}} = \left. \frac{V_{ds}}{i_d} \right|_{V_{gs}} \quad r_d = \left. \frac{V_{ds}}{i_d} \right|_{V_{gs}}$$

The reciprocal of the r_d is the drain conductance g_d .It is also designated by Y_{os} and G_{os} and called the common source output conductance . So the small signal equivalent circuit for FET can be drawn in two different ways.

1. small signal current –source model 2. small signal voltage-source model.

A small signal current –source model for FET in common source configuration can be drawn satisfying Eq→(1) as shown in the figure(a)

This low frequency model for FET has a Norton's output circuit with a dependent current generator whose magnitude is proportional to the gate-to –source voltage. The proportionality factor is the transconductance ' g_m '. The output resistance is ' r_d '. The input resistance between the gate and source is infinite, since it is assumed that the reverse biased gate draws no current. For the same reason the resistance between gate and drain is assumed to be infinite.


The small signal voltage-source model is shown in the figure(b).

This can be derived by finding the Thevenin's equivalent for the output part of fig(a) .


These small signal models for FET can be used for analyzing the three basic FET amplifier configurations:

- 1.common source (CS) 2.common drain (CD) or source follower
3. common gate(CG).

(a)Small Signal Current source model for FET




(b)Small Signal voltage source model for FET



Here the input circuit is kept open because of having high input impedance and the output circuit satisfies the equation for I_D

2. Explain the working of E-MOSFET.

The E MOSFET is capable of operating only in the enhancement mode. The gate potential must be positive w.r.t to source.



when the value of $V_{gs}=0\text{V}$, there is no channel connecting the source and drain materials.

As a result, there can be no significant amount of drain current.


When $V_{GS}=0$, the V_{DD} supply tries to force free electrons from source to drain but the presence of p-region does not permit the electrons to pass through it. Thus there is no drain current at $V_{GS}=0$,

If V_{GS} is positive, it induces a negative charge in the p type substrate just adjacent to the SiO_2 layer.

As the holes are repelled by the positive gate voltage, the minority carrier electrons are attracted toward this voltage. This forms an effective N type bridge between source and drain providing a path for drain current.

This +ve gate voltage forms a channel between the source and drain.

This produces a thin layer of N type channel in the P type substrate. This layer of free electrons is called N type inversion layer.



The minimum V_{GS} which produces this inversion layer is called threshold voltage and is designated by $V_{GS(th)}$. This is the point at which the device turns on is called the threshold voltage $V_{GS(th)}$. When the voltage V_{GS} is $< V_{GS(th)}$ no current flows from drain to source.

However when the voltage $V_{GS} > V_{GS(th)}$ the inversion layer connects the drain to source and we get significant values of current.

3. Draw and explain the common source amplifier.

Common Source (CS) Amplifier




Fig. 5.1 (a) CS Amplifier (b) Small-signal equivalent circuit

A simple Common Source amplifier is shown in Fig. 5.1(a) and associated small signal equivalent circuit using voltage-source model of FET is shown in Fig. 5.1(b)

Voltage Gain

Source resistance (R_S) is used to set the Q-Point but is bypassed by C_S for mid-frequency operation. From the small signal equivalent circuit, the output voltage

$$V_O = -R_D \mu V_{gs} (R_D + r_d)$$

Where $V_{gs} = V_i$, the input voltage, Hence, the voltage gain,

$$A_V = V_O / V_i = -R_D \mu (R_D + r_d)$$

Input Impedance

From Fig. 5.1(b) Input Impedance is $Z_i = R_G$

For voltage divider bias as in CE Amplifiers of BJT

$$R_G = R_1 \parallel R_2$$

Output Impedance

Output impedance is the impedance measured at the output terminals with the input voltage $V_i = 0$

From the Fig. 5.1(b) when the input voltage $V_i = 0$, $V_{gs} = 0$ and hence

$$\mu V_{gs} = 0$$

The equivalent circuit for calculating output impedance is given in Fig. 5.2. Output impedance $Z_o = r_d \parallel R_D$

Normally r_d will be far greater than R_D . Hence $Z_o \approx R_D$

4. Draw and explain the common Drain amplifier

Common Drain Amplifier

A simple common drain amplifier is shown in Fig. 5.2(a) and associated small signal equivalent circuit using the voltage source model of FET is shown in Fig. 5.2(b). Since voltage V_{gd} is more easily determined than V_{gs} , the voltage source in the output circuit is expressed in terms of V_{gs} and Thevenin's theorem.




Fig. 5.2 (a)CD Amplifier (b)Small-signal equivalent circuit

Voltage Gain

The output voltage,

$V_O = R_S \mu V_{gd} / (\mu + 1) R_S + r_d$ Where $V_{gd} = V_i$ the input voltage. Hence, the voltage gain,

$$A_v = V_O / V_i = R_S \mu / (\mu + 1) R_S + r_d$$

Input Impedence

From Fig. 5.2(b), Input Impedence $Z_i = R_G$

Output Impedence

From Fig. 5.2(b), Output impedance measured at the output terminals with input voltage $V_i = 0$ can be calculated from the following equivalent circuit.

As $V_i = 0$: $V_{gd} = 0$: $\mu v_{gd} / (\mu + 1) = 0$ Output Impedance

$$Z_O = r_d / (\mu + 1) \parallel R_S$$

When $\mu \gg 1$

$$Z_O = (r_d / \mu) \parallel R_S = (1/g_m) \parallel R_S$$

5. Establish a relation between the three JFET parameters, μ , r_d and g_m .

The electrical behavior of JFET may be described in terms of certain parameters. Such parameters are obtained from the characteristic curves.

AC Drain resistance(r_d):

It is also called dynamic drain resistance and is the a.c.resistance between the drain and source terminal,when the JFET is operating in the pinch off or saturation region.It is given by the ratio of small change in drain to source voltage ΔV_{ds} to the corresponding change in drain current ΔI_d for a constant gate to source voltage V_{gs} .

Mathematically it is expressed as $r_d = \Delta V_{ds} / \Delta I_d$ where V_{gs} is held constant. TRANSCONDUCTANCE (g_m):

TRANSCONDUCTANCE (g_m):

It is also called forward transconductance. It is given by the ratio of small change in drain current (ΔI_d) to the corresponding change in gate to source voltage (ΔV_{gs})

Mathematically the transconductance can be written as $g_m = \Delta I_d / \Delta V_{gs}$

AMPLIFICATION FACTOR (μ)

It is given by the ratio of small change in drain to source voltage (ΔV_{ds}) to the corresponding change in gate to source voltage (ΔV_{gs})for a constant drain current (I_d).

Thus $\mu = \Delta V_{ds} / \Delta V_{gs}$ when I_d held constant

The amplification factor μ may be expressed as a product of transconductance (g_m)and ac drain resistance (r_d)

$$\mu = \Delta V_{ds} / \Delta V_{gs}$$

Multiple Choice Questions

1. Ideal maximum voltage for common drain amplifier is
 - A. 0
 - B. 1
 - C. 0.5
 - D. 2
2. If a certain JFET has a transconductance of 4mS and has an external drain resistance of $1.5\text{ k}\Omega$ then ideal voltage gain will be
 - A. 4
 - B. 5
 - C. 6
 - D. 8
3. Input resistance of gate of amplifier is
 - A. zero
 - B. infinite
 - C. extremely low
 - D. extremely high
4. A FET circuit has a transconductance of $2500\mu\text{S}$ and drain resistance equals to $10\text{ k}\Omega$ then voltage gain will be
 - A. 20
 - B. 25
 - C. 30
 - D. 35
5. voltage gain of common drain amplifier is always slightly less than
 - A. 0.5
 - B. 1
 - C. 1.5
 - D. 2

6. Drain of FET is analogous to BJT
 - A. collector
 - B. emitter
 - C. base
 - D. drain
7. When gate to source voltage of common source amplifier is at positive peak, drain to source voltage will be
 - A. at positive peak
 - B. at negative peak
 - C. infinite
 - D. zero
8. Common drain amplifier doesn't contain
 - A. source resistance
 - B. drain resistance
 - C. gate resistance
 - D. None of these
9. Input signal of common drain amplifier is applied to gate through
 - A. input resistor
 - B. coupling capacitor
 - C. output capacitor
 - D. transformer
10. Common source amplifier's source is connected to
 - A. drain
 - B. gate
 - C. ground
 - D. body

Fill in the blanks:

1. The gate-to-source voltage V_{GS} of a(n) _____ must be larger than the threshold $V_{GS(Th)}$ for the transistor to conduct.
2. _____ is the network-input impedance for a JFET fixed-bias configuration.
3. The _____ does not support Shockley's equation
4. The transconductance g_m _____ as the Q-point moves from V_p to I_{DSS}
5. The depletion MOSFET circuit has a _____ input impedance than a similar JFET configuration.
6. The _____ controls the _____ of an FET.
7. Transconductance is the ratio of changes in _____.
8. _____ is an undefined quantity in a JFET.
9. has the lowest noise-level
10. The pinch-off voltage of a JFET is about

Solutions	
MCQ's	Fill in the blanks
1. B	1. E-type MOSFET
1. C	R_G
3.D	E-type MOSFET
4. B	Increases
5.B	Much higher
6.A	V_{GS} , I_D
7.B	I_D to V_{GS}
8.B	A_i
9.B	JFET
10.C	5 V

17. CO, PO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
CO1	H	M										
CO2	H	M										
CO3	H	M										
CO4	H			L								
CO5	L	H	M									
CO6	L	H	M									

Legends:

L: Low level

M: Medium level

H: High level

18. beyond syllabus Topics with material


1. Feedback amplifiers

An amplifier circuit simply increases the signal strength. But while amplifying, it just increases the strength of its input signal whether it contains information or some noise along with information. This noise or some disturbance is introduced in the amplifiers because of their strong tendency to introduce **hum** due to sudden temperature changes or stray electric and magnetic fields. Therefore, every high gain amplifier tends to give noise along with signal in its output, which is very undesirable.

The noise level in the amplifier circuits can be considerably reduced by using **negative feedback** done by injecting a fraction of output in phase opposition to the input signal.

Principle of Feedback Amplifier

A feedback amplifier generally consists of two parts. They are the **amplifier** and the **feedback circuit**. The feedback circuit usually consists of resistors. The concept of feedback amplifier can be understood from the following figure.



From the above figure, the gain of the amplifier is represented as A . the gain of the amplifier is the ratio of output voltage V_o to the input voltage V_i . the feedback network extracts a voltage $V_f = \beta V_o$ from the output V_o of the amplifier.

This voltage is added for positive feedback and subtracted for negative feedback, from the signal voltage V_s . Now,

$$V_i = V_s + V_f = V_s + \beta V_o \quad V_i = V_s + V_f = V_s + \beta V_o$$

$$V_i = V_s - V_f = V_s - \beta V_o \quad V_i = V_s - V_f = V_s - \beta V_o$$

The quantity $\beta = V_f/V_o$ is called as feedback ratio or feedback fraction.

Let us consider the case of negative feedback. The output V_o must be equal to the input voltage ($V_s - \beta V_o$) multiplied by the gain A of the amplifier.

Hence,

$$(V_s - \beta V_o)A = V_o \quad (V_s - \beta V_o)A = V_o$$

Or

$$AV_s - A\beta V_o = V_o \quad AV_s - A\beta V_o = V_o$$

Or

$$AV_s = V_o(1 + A\beta) \quad AV_s = V_o(1 + A\beta)$$

Therefore,

$$V_o/V_s = A/(1 + A\beta) \quad V_o/V_s = A/(1 + A\beta)$$

Let A_f be the overall gain (gain with the feedback) of the amplifier. This is defined as the ratio of output voltage V_o to the applied signal voltage V_s , i.e.,

$$A_f = \frac{\text{Output voltage}}{\text{Input signal voltage}} = \frac{V_o}{V_s} \quad A_f = \frac{\text{Output voltage}}{\text{Input signal voltage}} = \frac{V_o}{V_s}$$

So, from the above two equations, we can understand that,

The equation of gain of the feedback amplifier, with negative feedback is given by

$$A_f = \frac{A}{1 + A\beta} \quad A_f = \frac{A}{1 + A\beta}$$

The equation of gain of the feedback amplifier, with positive feedback is given by

$$A_f = \frac{A}{1 - A\beta} \quad A_f = \frac{A}{1 - A\beta}$$

These are the standard equations to calculate the gain of feedback amplifiers.

Types of Feedbacks

The process of injecting a fraction of output energy of some device back to the input is known as **Feedback**. It has been found that feedback is very useful in reducing noise and making the amplifier operation stable.

Depending upon whether the feedback signal **aids** or **opposes** the input signal, there are two types of feedbacks used.

Positive Feedback

The feedback in which the feedback energy i.e., either voltage or current is in phase with the input signal and thus aids it is called as **Positive feedback**.

Both the input signal and feedback signal introduces a phase shift of 180° thus making a 360° resultant phase shift around the loop, to be finally in phase with the input signal.

Though the positive feedback **increases the gain** of the amplifier, it has the disadvantages such as

- Increasing distortion
- Instability

It is because of these disadvantages the positive feedback is not recommended for the amplifiers. If the positive feedback is sufficiently large, it leads to oscillations, by which oscillator circuits are formed. This concept will be discussed in OSCILLATORS tutorial.

Negative Feedback

The feedback in which the feedback energy i.e., either voltage or current is out of phase with the input and thus opposes it, is called as **negative feedback**.

In negative feedback, the amplifier introduces a phase shift of 180° into the circuit while the feedback network is so designed that it produces no phase shift or zero phase shift. Thus the resultant feedback voltage V_f is 180° out of phase with the input signal V_{in} .

Though the **gain** of negative feedback amplifier is **reduced**, there are many advantages of negative feedback such as

- Stability of gain is improved
- Reduction in distortion
- Reduction in noise

- Increase in input impedance
- Decrease in output impedance
- Increase in the range of uniform application

It is because of these advantages negative feedback is frequently employed in amplifiers.

2. Oscillators

An **oscillator** is a circuit which produces a continuous, repeated, alternating waveform without any input. Oscillators basically convert unidirectional current flow from a DC source into an alternating waveform which is of the desired frequency, as decided by its circuit components. The basic principle behind the working of oscillators can be understood by analyzing the behavior of an LC tank circuit shown by Figure 1, which employs an **inductor** L and a completely pre-charged **capacitor** C as its components. Here, at first, the capacitor starts to discharge via the inductor, which results in the conversion of its electrical energy into the electromagnetic field, which can be stored in the inductor. Once the capacitor discharges completely, there will be no current flow in the circuit.

However, by then, the stored electromagnetic field would have generated a back-emf which results in the flow of **current** through the circuit in the same direction as that of before. This current flow through the circuit continues until the electromagnetic field collapses which result in the back-conversion of electromagnetic energy into electrical form, causing the cycle to repeat. However, now the capacitor would have charged with the opposite polarity, due to which one gets an oscillating waveform as the output.




Figure 1 LC Tank Circuit

However, the oscillations which arise due to the inter-conversion between the two energy-forms cannot continue forever as they would be subjected to the effect of energy loss due to the resistance of the circuit. As a result, the amplitude of these oscillations decreases steadily to become zero, which makes them damped in nature. This indicates that in order to obtain the oscillations which are continuous and of constant amplitude, one needs to compensate for the energy lost. Nevertheless, it is to be noted that the energy supplied should be precisely controlled and must be equal to that of the energy lost in order to obtain the oscillations with constant amplitude.

This is because, if the energy supplied is more than the energy lost, then the amplitude of the oscillations will increase (Figure 2a) leading to a distorted output; while if the energy supplied is less than the energy lost, then the amplitude of the oscillations will decrease (Figure 2b) leading to unsustainable oscillations.




Figure 2 (a) Increasing Oscillations (b) Decaying Oscillations (c) Constant-Amplitude Oscillations

Practically, the **oscillators** are nothing but the amplifier circuits which are provided with a positive or regenerative feedback wherein a part of the output signal is fed back to the input (Figure 3). Here the amplifier consists of an amplifying active element which can be a transistor or an Op-Amp and the back-fed in-phase signal is held responsible to keep-up (sustain) the oscillations by making-up for the losses in the circuit.




Figure 3 Typical Oscillator

Once the power supply is switched ON, the oscillations will be initiated in the system due to the electronic noise present in it. This noise signal travels around the loop, gets amplified and converges to a single frequency sine wave very quickly. The expression for the closed loop gain of the **oscillator** shown in Figure 3 is given as

$$G = \frac{A}{1 + A\beta}$$

Where A is the voltage gain of the amplifier and β is the gain of the feedback network. Here, if $A\beta > 1$, then the oscillations will increase in amplitude (Figure 2a); while if $A\beta < 1$, then the oscillations will be damped (Figure 2b). On the other hand, $A\beta = 1$ leads to the oscillations which

Electronic devices and circuits (EC301PC) are of constant amplitude (Figure 2c). In other words, this indicates that if the feedback loop gain is small, then the oscillation dies-out, while if the gain of the feedback loop is large, then the output will be distorted; and only if the gain of feedback is unity, then the oscillations will be of constant amplitude leading to self-sustained oscillatory circuit. **Oscillators** are primarily of two categories viz., Linear or Harmonic Oscillators and Relaxation Oscillators. In harmonic oscillators, the energy flow is always from the active components to the passive components and the frequency of oscillations is decided by the feedback path. However, in the case of relaxation oscillators, the energy is exchanged between the active and the passive components and the frequency of oscillations is determined by the charging and discharging time-constants involved in the process. Further, harmonic oscillators produce low-distorted sine-wave outputs while the relaxation oscillators generate non-sinusoidal (saw-tooth, triangular or square) wave-forms. Oscillators can be classified into various types depending on the parameter considered viz.,

Classification Based on the Feedback Mechanism: Positive Feedback Oscillators and Negative Feedback Oscillators.

Classification Based on the Shape of the Output Waveform: Sine Wave Oscillators, Square or Rectangular Wave oscillators, Sweep Oscillators (which produce saw-tooth output waveform), etc.

Classification Based on the Frequency of the Output Signal: Low Frequency Oscillators, Audio Oscillators (whose output frequency is of audio range), Radio Frequency Oscillators, High Frequency Oscillators, Very High Frequency Oscillators, Ultra High Frequency Oscillators, etc.

Classification Based on the type of the Frequency Control Used: RC Oscillators, LC Oscillators, Crystal Oscillators (which use a quartz crystal to result in a frequency stabilized output waveform), etc.

Classification Based on the Nature of the Frequency of Output Waveform: Fixed Frequency Oscillators and Variable or Tunable Frequency Oscillators.

Few examples of oscillators are Armstrong Oscillators, Hartley Oscillators, Colpitts Oscillators, Clapp Oscillators, Cross-Coupled Oscillators, Dynatron Oscillators, Meissner Oscillators, Opto-Electronic Oscillators, Pierce Oscillators, Phase-Shift Oscillators, Robinson Oscillators, Tri-tet Oscillators, Wein-Bridge Oscillators, Pearson-Anson Oscillators, Ring Oscillators, Delay-Line Oscillators, Royer Oscillators, Electron Coupled Oscillators and Multi-Wave Oscillators. Oscillators are portable and cheap due to which they are extensively used in quartz watches, radio receivers, computers, metal detectors, stun guns, inverters, ultrasonic and radio frequency applications.