

# 3D TECHNOLOGY FOR IMAGING SENSOR AT CEA-LETI

Gabriel Parès April 2015 | LAL presentation

**leti**



- **Leti brief overview**
- **Post-processing Leti 3D technology modules state of the art & development**
  - Chip's Interconnections : micro-bumps/pillars
  - Chip intra-connections: TSV
- **3D examples: imaging sensor application**
  - Image sensor for visible
  - Image sensor for high energy particles
- **Conclusion**



**Bio medical  
plateform**




**Chemical &  
material  
platform**



**Photonic  
platform**



**Embedded  
systems**



**Micro &  
Nanoelectronic  
platform**




**Nanocharacterisation  
platform**





## From material to system

→ from photon to decision





- To solve the following issues :
  - Form factor decrease :
    - X & Y axis
    - Z axis
  - Performances improvement
    - Decrease R, C, signal delay
    - Increase device bandwidth
    - Decrease power consumption
  - Heterogeneous integration
    - Integration of heterogeneous components in the same system
  - Cost decrease
    - Si surface decrease
    - Reuse of existing Packaging, BEOL & FEOL lines




## 3D Technological modules :

- Through Silicon via (TSV)
- Redistribution layer (RDL)
- Under Bump Metallization (UBM)
- 3D Interconnections:  $\mu$ bump/ $\mu$ pillar
- Wafer bonding: temporary or permanent
- Wafer thinning
- Components stacking
- Wafer level packaging






Post ECD Cu/SnAg  
Die to Die  $\mu$ Bumps ( $\Phi 20\mu\text{m}$ )




Post ECD Ni/Au  
Die to Die  $\mu$ Pillars ( $\Phi 20\mu\text{m}$ )

Top Die


Bottom Die



Heterogeneous 3D integration on interposer




6x55  $\mu\text{m}$




10x80  $\mu\text{m}$



TSV Middle



TSV Last




2x zoom on 1 die top surface




Back side material and stress management


From C. Ribière CEA-Leti 2015



Post ECD Cu/SnAg




Post Reflow




DIVA

Die to Substrate Bumps ( $\Phi 55\mu\text{m}$ )






Back side : RDL



Front side : Damascene

Intradie interconnexions: RDL and TSV


Connecting	Die to Substrate	TSV	Handling thinning	Die Placement	WL Molding
Solder balls	Wire Bonding	TSV First	handling	High throuput P&P	Thick Polymer molding
Copper Pillars	Solder balls	TSV Middle AR10	Temp Bonding (Zonebond)	High precision P&P	Thin Polymer molding
Via belt	Copper pillar	TSV Last AR2.5	High temp. bonding	Self Assembly	Thin Oxide planarization
$\mu$ tubes		TSV Last AR5	Permanent bonding	Wafer To Wafer	WLUF
Cu-Cu		TSV Last High temp	Thinning		Capillary Underfill
Rdl Thick Cu		TSV Last High density	Super thinning		





**THE DIE-TO-DIE VERTICAL INTER-  
CONNECTIONS:  
MICRO-BUMP/MICRO PILLARS/UBM**


# Usual Bumping Technologies and Pitches



Courtesy of Nexx

- Galvanic growth (electroplating) is the most suited technology to make fine-pitch bumps at the wafer level with a high aspect ratio. High aspect ratio bumps are useful to get more "elasticity" for reliability. Copper pillars (made by electroplating) are increasingly being used for flip chip BGA as the first level interconnect technology of choice.

## Solder balls with UBM on both dies



UBM Ti/Ni/Au (PVD/ECD) or Ni/Pd/Au (eless)


Solder balls (Pb, Pb free)

UBM Ti/Ni/Au (PVD/ECD) or Ni/Pd/Au (eless)

Example :  
Medipix

Usual pitch limited to 140  $\mu\text{m}$  (70/70)  
feasibility proven  $\sim$  70  $\mu\text{m}$  (omegapix)

## $\mu$ bump and UBM, usually $\mu$ bump are on top chips




Micro-bumps Cu/SnAg ECD

UBM Ti/Ni/Au (PVD/ECD) or Ni/Pd/Au (eless)

Example :  
FEI4/sensor

Usual pitch limited to 40  $\mu\text{m}$  (20/20)  
feasibility proven  $\sim$  20  $\mu\text{m}$

## $\mu$ bump and $\mu$ pillar (or Cu post), usually $\mu$ bump are on top chips



Micro-bumps Cu/SnAg ECD


Micro pillars Cu only or wit cap option (Ni, SnAg or Ti/Au)

CMOS/CMOS

Usual pitch limited to 40  $\mu\text{m}$  (20/20)  
feasibility proven  $\sim$  20  $\mu\text{m}$


## Micro-bumps DRM & schematic

- Wafer size : **300 - 200 mm**
- Micro-bumps material : **Cu post / SnAg 305 solder**
- Minimum pitch : **40 μm**
- Minimum micro-bumps diameter : **20 μm**
- Micro-bumps thickness (typical): **Cu 10μm / SnAg 10μm**





## Micro-bumps Morphological illustrations



Micro-bumps before reflow





Micro-bumps after reflow



Micro-bumps on C65  
D= 25 μm




Micro-bumps on FDSOI28  
D= 18 μm



## Semi-additive electroplating growth:

- Full sheet seed PVD deposition Ti-Cu
- Photolithography with thick resist (>0 or <0)
- Electroplating of the metals:  
Cu-(Ni)-SnAg- (Au)
- Resist stripping
- Seed wet/dry etching
- Reflow




From C. Ribière CEA-Leti 2015

## Challenges for fabrication of microbumps $\ll \varnothing 20\mu\text{m}$ :








- New thick resist with better definition
- Limitation of the seed layer under-etching
- Control of the IMC Cu/SnAg for reliability (mechanical and EMG)

- Copper diffuses inside SnAg
- Formation of  $\text{Cu}_6\text{Sn}_5$
- Formation of some voids (Kirkendall) at the interface and of  $\text{Ag}_3\text{Sn}$  precipitates : can lead to reliability issue




From C. Ribière CEA-Leti 2015

- Growth of IMC  $\text{Cu}_6\text{Sn}_5$  and creation of  $\text{Cu}_3\text{Sn}$  phase.
- Increase of Kirkendall voids at  $\text{Cu}_3\text{Sn}$  interface



From C. Ribière CEA-Leti 2015

- Only  $Ni_3Sn_4$  IMC with slow reaction.
- No Kirkendall voids.
- But  $Ni_3Sn_4$  IMC is more fragile //  $Cu_6Sn_5$  (literature) : impact on reliability needs to be more studied for small diameters



Det	Mag	11/27/12	Spot	E-Beam	FWD	Tilt	50 μm
CDM-E	1000 X	15.03.24	4	15.0 kV	4.835	52.0°	



Det	Mag	11/27/12	pA	I-Beam	FWD	Tilt	10 μm
CDM-E	6.50 kX	16.44.51	35.0	30.0 kV	16.5	0.0°	




Det	Mag	11/27/12	pA	I-Beam	FWD	Tilt	2 μm
CDM-E	15.0 kX	16.47.06	35.0	30.0 kV	16.5	0.0°	


Depotion ECD Cu/Ni/SnAg

From C. Ribière CEA-Leti 2015









Bumps  $\varnothing 10\mu\text{m}$  pitch 14 $\mu\text{m}$



Bumps  $\varnothing 10\mu\text{m}$  pitch 20 $\mu\text{m}$




Bumps  $\varnothing 10\mu\text{m}$  pitch 24 $\mu\text{m}$



From C. Ribière CEA-Leti 2015


High volume  
manufacturability  
(HVM) (300mm  
compatibility, high  
speed P&P)



Current  
technologies

100-30  $\mu\text{m}$  range



Advanced  
technologies



Room T Insertion

**Solder-free  $\mu$ inserts**


Nickel Micro-insertion



**$\mu$ tubes**  
Microinsertion

30-5  $\mu\text{m}$  range

Down to 1 $\mu\text{m}$






**Direct bonding**  
WtW or DtW

Available technologies for fine pitches interconnections :

Micro tubes – pitch 10 $\mu$ m

- Applications : IR sensors for defense and space
- Room temperature assembly using thermo-compression
- Multi materials approach possible for insertion : In / Au / Al / Cu
- Reliable demonstration for XGA detector (10 $\mu$ m pitch)
- Developments on going for ultra low pitches (5  $\mu$ m)
- capillary underfill / pre underfill under development



10  $\mu$ m pitch









Figure 13: Connection yield/access resistance (8mN)




Available technologies for fine pitches interconnections :

Indium micro-balls from 30 $\mu$ m pitches to 10 $\mu$ m


- Applications : IR sensors for defense and space
- assembly by low temperature reflow
- Capillary underfill




15  $\mu$ m pitch micro-balls




1000x1000 pixels matrix with 15  $\mu$ m pitch micro-balls




**Direct bonding  
WtW or DtW  
Composite Cu/SiO<sub>2</sub> interface**



**SEM of bonded patterned structure (hybrid oxide-metal) at 400°C**



**transmission electron imaging of the copper pad bonding**



**14µm** pitch along x  
**7µm** along y


**Perfect ohmic contact: 22.5mΩ.µm<sup>2</sup>**  
*(Equivalent to bulk copper)*  
**Measured resistance of 29422 interconnect daisy chain:**  
**→88.5% yield, 1,2% standard deviation**  
**→ Roadmap to Pitch lower than 2 µm, In Progress**

Post bonding annealing	Min (Ω)	Max (Ω)	Average resistance (Ω) DC5	Standard deviation (%)
<b>400°C for 2h</b>	2162	2291	2202	<b>1.18</b>

Source: "200°C direct bonding copper interconnects : Electrical results and reliability", L. Di Cioccio et al, IEDM 2011


# 2 die bonding techniques with copper pillars

## Thermal Bonding



- Fluxing followed by device level reflow soldering.
- Post bond underfill (capillary or MUF)
- High bonding accuracy (pitch > 70 $\mu$ m for capillary and 120 $\mu$ m for MUF)
- uph = 2000-3000
- Applications:
  - Low cost flip chip (especially in mobile applications)
  - Flip chip on leadframes (PMUs, power devices)

## Thermo Compression Bonding




- No fluxing, thermo compression with local reflow
- NUF (pre-bond underfill)
- Very high bonding accuracy. Pitch down to 20 $\mu$ m in the coming years
- uph=500
- Applications:
  - Low cost flip chip with high IO density
    - On current CSP and BGA substrates
    - On coreless substrates
    - Silicon to silicon microbumping


**Underfill** = material filling the gap created by interconnections between two parts (chip or substrate)

Used for different purposes:


- physical barrier to moisture to avoid corrosion
- filling the air gap around the interconnections before overmolding
- lowering strains and stresses in the interconnections when subjected to thermo-mechanical fatigue



Source: Yole Développement



Limited for fine pitch



Source: A. Garnier, ECTC 2014

- |   |   |
|---|---|
| <p><b>Pro:</b></p> <ul style="list-style-type: none"> <li>• High density/fine pitch</li> <li>• Narrow stand off</li> <li>• No flux</li> </ul> | <p><b>Cons:</b></p> <ul style="list-style-type: none"> <li>• Low throughput</li> <li>• Underfill entrapment</li> <li>• Process sensitive to interco layout</li> </ul> |
|---|---|



**THE INTRA CHIP CONNECTIONS:  
THROUGH SILICON VIA (TSV)**

**VIA LAST TECHNOLOGY FOR POST-  
PROCESSING 3D INTEGRATION**


## Post process vias or via last



CMOS FE  
CMOS BE  
**Vias**  
Packaging

Low temp. process  
Technology flexibility  
Very Low resistance

Copper liner




**In production**  
**no dedicated design**  
**Density limitation**

## Mid process vias




CMOS FE  
**Vias formation**  
CMOS BE  
**Vias exposure**  
Packaging

BEOL comp.  
Technology cost  
Low resistance



Holes filled with W/Cu



**Dedicated design**  
**High density capability**


## Pre process vias Or Via first



**Vias formation**  
CMOS FE  
CMOS BE  
**Vias exposure**  
Packaging

FEOL/BEOL comp.  
Technology cost  
medium resistance


Annular rings filled with polysilicon



**Application specific**  
**Density limitation**


### TSV DRM & schematic

- Wafer size : 200 mm
- Wafer thickness : 50- 200  $\mu\text{m}$
- TSV type : via last / Cu liner
- TSV diameter : 40 - 80  $\mu\text{m}$
- Minimum pitch : 2 X diameter
- Aspect Ratio (AR) : from 1:1 to 1:5



### TSV morphological & electrical results



TSV-last AR 2:1



TSV characteristics

TSV geometry	R (m $\Omega$ )	C (pF)	Elec. Yield	Insul. (M $\Omega$ )	I <sub>leak</sub> (A)
TSV <sub>60 / 120</sub>	19.1	0.82	100 %	> 100	1.3 10 <sup>-9</sup> @ 10V 3.1 10 <sup>-9</sup> @ 50V


Electrical tests results



Isolation and Metallization : due to temporary bonding technique use of low temperature processes ( $< 250^{\circ}\text{C}$  /  $< 200^{\circ}\text{C}$ ) is required

- Isolation dielectric : Low temperature CVD SiON with high conformity deposition (~50%)

## <200°C MOCVD TiN Barrier




Source : K. Crofton / Aviza / Semicon 2009

## Electroplating


- Cu liner or Cu filling
- Choice of electrolyte : 2 or 3 additives
- DC or pulse current
- Hydrodynamic conditions

## Barrier / seed layer deposition :

- PVD  $\rightarrow$  AR  $\leq$  2:1
- MOCVD Ti/Cu deposition  $\rightarrow$  AR  $>$  2:1




Source : Dow




Source : CEA-LETI

TSV diameter	30 μm	40 μm	50 μm	60 μm	80 μm
AR 1:1 & 1.5:1					
AR 2:1	Not yet demonstrated 		Available Not yet required 		
AR 3:1	Not yet demonstrated 		Available Not yet required 		
AR 5:1	Available Not yet required 		Not yet demonstrated 		



## TSV Last : high reliability driven

- Increased Si thickness with High AR TSV -> 3 to 5
- TSV mineral passivation (harsh environment)
- TSV polymer filling



## TSV mid : high density driven

- Increased Si thickness with High AR TSV -> 10 -> 15 -> 20
- Alternative technology AR20 (development 2015)

## Temporary bonding

- Zone bond 200 & 300mm
- Low temperature (200°C)
- High temperature (400°C) ongoing development on disruptive technology

# APPLICATION EXAMPLES








## IMAGE SENSORS

- **Visible light**
  - Cmos Image Sensors for consumers (mobile): CIS
  
- **X-rays / Elementary particles**
  - CERN: Medipix experiment
  - CERN: ATLAS experiment



## CMOS images sensor 3D demonstration (2012)

- The market is ready and 3D WLP supply chains exist
- 3D stack of 2 partitionned dies
- 65nm processor reported below a 130nm image sensor



ANR 3D-IDEAS project - 2012




	CMOS	BEOL	I/O count	Dimensions
Image sensor	130 nm	3ML + AP	80	5.0x4.4 mm <sup>2</sup>
Coprocessor	65 nm	7ML + AP	164	3.4x3.5 mm <sup>2</sup>

From, P. Coudrain et al. ECTC 2013

■ Step 1 : **2-layer 3D imager** (Back Side imager stacked on CMOS)


*Collaboration with ST*

- Leti objective : demonstration in 2014-15, technology in production in 2016-2017



■ Step 2 : **3-layer 3D imager** : detector on 2 CMOS layers


- Leti objective : demonstration in 2015-2016, technology in production in 2018-2019




- **Visible light**
  - Cmos Image Sensors for consumers (mobile): CIS
  
- **X-rays / Elementary particles**
  - CERN: Medipix experiment
  - CERN: ATLAS experiment

## CERN – LETI project summary 2011 -2015

- Product : hybrid pixel detector for medical applications
- TSV-last made in Medipix3 - Medipix RX – timepix3 wafers (130nm)
- Suppression of lateral wire bonding
- Buttable sensors assembly: no dead zone between sensor




## Medipix specifications



Process Flow

Design



Wafer view



Test structures



Single chip

- Wafer diameter: 200mm
- Wafer thickness: ~725um
- IC Technology: 130 nm / IBM
- Top Surface: Al + Nitride
- Chip size : 14100 x 17300 μm
- TSV per chip: ~100
- TSV aspect ratio :  
120:60 μm (MEDIPIX RX)  
50: 40 μm (timepix3)

## TSV Medipix3/RX results – 2012-2015


→ 6 lots run at LETI

### Technology




Medipix wafer after front side UBM


Back side UBM




Acoustic image of the bonding interface



RDL Cu 7 μm




TSV  
60μm  
x120μm




Thin wafer  
debonded on tape


### Contact UBM







### TSV:




### Electrical Tests



### Functionnal tests on ASICs



TSV Last for Hybrid Pixel Detectors: Application to Particle Physics and Imaging Experiments  
D. Henry(1), J. Alozy(2), A. Berthelot(1), R. Cuchet(1), C. Chantre(1), M. Campbell(2) ECTC 2013




Using the same test program as Wafer probing, generating the same classification. (Readout interface is a Fitpix USB device)

2 Wafers tested chip by chip (1 day of measurement per wafer)



→ **No yield loss due to TSV technology except on wafer edge due to process edge exclusion**

One TSV processed wafer was sent to ADVACAM company for :

- Dicing of thinned wafer and selection of “good” chip candidates
- Sn-Pb solder spheres were processed on Edgeless Sensor



SEM images courtesy of Advacam





5 were provided to CERN in October 2013

BGA pads on the back side redistribution layer have been prepared with low temperature solder spheres

Assembly has been done manually for several chip and the obtained “BGA” components could be mounted using standard equipment but with some care due to its fragility

Courtesy of Jerome ALOZY





First image obtained with a TSV processed hybrid pixel detector (flat field corrected)



## Particle detectors for ATLAS experiment (CERN)

Atlas detector



Glasgow university



FEI4 size: 20 x 18.9 mm<sup>2</sup>


*Stress compensation layer applied on thinned wafer backside*


### Particle detectors for ATLAS experiment (CERN)

- Realization of 60 μm fine pitch Cu pillars
- Stress management of ultra large & thin ASIC Read-out circuits (20x20 mm<sup>2</sup>)


Develop an alternative wafer level back-side process, called **Stress Layer Compensation (SLC)**, that compensates for the CTE mismatch of the ROIC CMOS front-side stack

Compensation effect needs to be dynamically effective with temperature ranging from ambient to solder reflow (260° C)







Incoming wafers




Front side  $\mu$ bumps




Temporary bonding




Thinning to 100 $\mu$ m



Stress compensation layer




Debonding



Taping & delivering




- Full-field/fast acquisition mode of the optical deformation of the sample dies under thermal load.
- Temperature of the sample is imposed with infrared heating on top and bottom sides of the samples.
- The out of plane resolution of the optics is  $\pm 3 \mu\text{m}$  and in-plane (x, y) detection ability is  $dI/I = 5 \times 10^{-5}$ .





### ➤ Thermal profile

2 successive reflow profiles were lead. Each sample has undergone the same reflow profile (the chip where measured with 4 in the system).

The thermal profile was chosen to fit previous measurements conditions. But with TDM it is also possible to follow Jedec reflow (eg. with 3°C/s ramp-up).




3D plot of the FE4 chip deformation at different temperatures



Profiles at subsequent temperature step


Wafer level technology modules processed on FEI4 ROIC wafers



FEI4b deformation during temperature excursion corresponding to solder reflow


**Simulation with 4 μm of SiN = Ideal results**

**Last and best results obtained SiN C 1 μm/AlSi 4 μm**



➔ Already 4X reduction of bow amplitude with SCL

Medipix RX has the same front side thick BEOL than FEI4  
 Note : medipix die is smaller size (14x18 mm) than fei4 (20x20 mm)





➔ TSV-last techno acts as a very promising stress compensation layer

(Offset value still an issue which needs to be worked out working on dielectric materials or other compressive layer)


- FEI4 functional chips with micro-bumps, thickness = 280  $\mu\text{m}$
- IBL functional chips with UBM Ti/Ni/Ag pads, thickness = 280  $\mu\text{m}$

### Flip chip technology:


- Flux dipping of bottom die (FEI4)
- Pick and Place with high precision automated equipment (SET150)
- In Situ soldering by thermo-compression




co-planarity after die stacking ~ 6  $\mu\text{m}$



RX picture of the full die after flip chip soldering



➔ Functional test are ongoing at LAL




### Design & Layout & DRC



### Wafer fabrication in foundry



### Wafer reception at LETI




### CMP MPW wafer service


- Customer interface
- 3D modules identification
- order form

### LETI 3D Technology implementation


#### Interconnections



#### TSV




#### Metallization




#### Components stacking



### 3D Electrical Tests



### Dicing & Packaging



- **Continuous developments in 3D technology field involve:**
  - High density and fine pitch interconnections
  - Low temperature interco
  - Reliability for critical applications (automotive, aerospace, medical)
  - Thermo-mechanical constraints, stress management
- **Image sensor has long been a key driver for 3D and will continue to be, we see a lot of demands in this domain of applications**
- **CEA-Leti can provide a broad and mature 3D technology portfolio:**
  - $\mu$ bumping and solder interface CMOS post-processing
  - Flip chip stacking D2D and D2W
  - TSV-last
  - MPW is now open for 3D technologies provided by Leti