Performance (III): Amdahl's Law (cont.) and Other Performance Metrics

Hung-Wei Tseng

NETFLIX

SERIES GREAT PRETENDER

Great Pretender


2020 TV-MA 1 Season Drama Anime

Supposedly Japan's greatest swindler, Makoto Edamura gets more than he bargained for when he tries to con Laurent Thierry, a real world-class crook.


Starring: Chiaki Kobayashi, Junichi Suwabe, Natsumi Fujiwara



Recap: Summary of CPU Performance Equation



- IC (Instruction Count)
 - ISA, Compiler, algorithm, programming language, programmer
- CPI (Cycles Per Instruction)
 - Machine Implementation, microarchitecture, compiler, application, algorithm, programming language, programmer
- Cycle Time (Seconds Per Cycle)
 - Process Technology, microarchitecture, programmer





enhanced

Execution Time_{enhanced} = $(1-f) + f/s \leftarrow$

$$Speedup_{enhanced} = \frac{Execution Time_{baseline}}{Execution Time_{enhanced}}$$




1-f



 $\frac{1}{2} = \frac{1}{(1-f) + \frac{f}{s}}$

Recap: Amdahl's Law on Multiple Optimizations

- We can apply Amdahl's law for multiple optimizations •
- These optimizations must be dis-joint! •
 - If optimization #1 and optimization #2 are dis-joint:






$$\frac{1}{t_1 - f_{Opt2}} + \frac{f_Opt1}{s_Opt1} + \frac{f_Opt2}{s_Opt2}$$



- Amdahl's law and its implications
- Other performance metrics

https://www.pollev.com/hungweitseng close in 1:30 Practicing Amdahl's Law (2)


 Final Fantasy XV spends lots of time loading a map — within which period that 95% of the time on the accessing the H.D.D., the rest in the operating system, file system and the I/O protocol. If we replace the H.D.D. with a flash drive, which provides 100x faster access time and a better processor to accelerate the software overhead by 2x. By how much can we speed up the map loading process?




- A. ~7x B. ~10x C. ~17x D. ~29x
- E. ~100x

Practicing Amdahl's Law (2)

 Final Fantasy XV spends lots of time loading a map — within which period that 95% of the time on the accessing the H.D.D., the rest in the operating system, file system and the I/O protocol. If we replace the H.D.D. with a flash drive, which provides 100x faster access time and a better processor to accelerate the software overhead by 2x. By how much can we speed up the map loading process?








STORE COMMUNITY ABOUT SUPPORT

FINAL FANTASY XV WINDOWS EDITION



I run this game from an 7200 RPM hardrive and load times are pretty long... do anyone run this game form an SSD? are load times good?


https://www.pollev.com/hungweitseng close in 1:30

Speedup further!

 With the latest flash memory technologies, the system spends 16% of time on accessing the flash, and the software overhead is now 84%. If we want to adopt a new memory technology to replace flash to achieve 2x speedup on loading maps, how much faster the new technology needs to be?

0





- B. ~10x Hard Disk Drive
- C. ~20x Flash SSD
- D. ~100x
- E. None of the above


12

4000

Latency (us)

2000


File System



Speedup further!

 With the latest flash memory technologies, the system spends 16% of time on accessir the flash, and the software overhead is now 84%. If we want to adopt a new memory technology to replace flash to achieve 2x speedup on loading maps, how much faste the new technology needs to be?

File System



E. None of the above

B. $\sim 10x$ Flash SSD

PCM


A. ~5x

C. ~20x

D. ~100x

25

12.5



Amdahl's Law Corollary #1

The maximum speedup is bounded by

$$Speedup_{max}(f, \infty) = \frac{1}{(1-f) + \frac{f}{\infty}}$$
$$Speedup_{max}(f, \infty) = \frac{1}{(1-f)}$$



Speedup further!

😍 STEAM

Discussions

 With the latest flash memory technologies, the system spends 16% of time on accessing the flash, and the software overhead is now 84%. If we want to adopt a new memory technology to replace flash to achieve 2x speedup on loading maps, how much faste the new technology needs to be?





Corollary #1 on Multiple Optimizations

If we can pick just one thing to work on/optimize •

f ₁ f	2 f 3	f4
------------------	--------------	----

$Speedup_{max}(f_1, \infty) =$	$\frac{1}{(1-f_1)}$
$Speedup_{max}(f_2, \infty) =$	$\frac{1}{(1-f_2)}$
$Speedup_{max}(f_3, \infty) =$	$\frac{1}{(1-f_3)}$
$Speedup_{max}(f_4, \infty) =$	$\frac{1}{(1-f_4)}$



$1 - f_1 - f_2 - f_3 - f_4$

The biggest f_x would lead to the largest *Speedup_{max}*!

Corollary #2 — make the common case fast!

- When f is small, optimizations will have little effect.
- Common == most time consuming not necessarily the most frequent
- The uncommon case doesn't make much difference
- The common case can change based on inputs, compiler options, optimizations you've applied, etc.


fect. essarily the most


erence ts, compiler

Identify the most time consuming part


- Compile your program with -pg flag
- Run the program
 - It will generate a gmon.out
 - gprof your_program gmon.out > your_program.prof
- It will give you the profiled result in your_program.prof







If we repeatedly optimizing our design based on Amdahl's law...



- With optimization, the common becomes uncommon.
- An uncommon case will (hopefully) become the new common case.
- Now you have a new target for optimization — You have to revisit "Amdahl's Law" every time you applied some optimization
- Something else (e.g., data movement) matters more now

Don't hurt non-common part too mach


- If the program spend 90% in A, 10% in B. Assume that an optimization can accelerate A by 9x, by hurts B by 10x...
- Assume the original execution time is T. The new execution time $ET_{new} = \frac{ET_{old} \times 90\%}{0} + ET_{old} \times 10\% \times 10$ $ET_{new} = 1.1 \times ET_{old}$ $Speedup = \frac{ET_{old}}{ET_{even}} = \frac{ET_{old}}{1.1 \times ET_{even}} = 0.91 \times \dots \text{slowdown!}$

You may not use Amdahl's Law for this case as Amdahl's Law does NOT (1) consider overhead (2) bound to slowdown

Amdahl's Law on Multicore Architectures

• Symmetric multicore processor with *n* cores (if we assume the processor performance scales perfectly)

$$Speedup_{parallel}(f_{parallelizable}, n) = \frac{1}{(1 - f_{parallel})}$$



https://www.pollev.com/hungweitseng close in 1:30 Amdahl's Law on Multicore Architectures

- Regarding Amdahl's Law on multicore architectures, how many of the following statements is/are correct?
 - ① If we have unlimited parallelism, the performance of each parallel piece does not matter as long as the performance slowdown in each piece is bounded
 - ② With unlimited amount of parallel hardware units, single-core performance does not matter anymore
 - ③ With unlimited amount of parallel hardware units, the maximum speedup will be bounded by the fraction of parallel parts
 - ④ With unlimited amount of parallel hardware units, the effect of scheduling and data exchange overhead is minor
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4

Amdahl's Law on Multicore Architectures

- Regarding Amdahl's Law on multicore architectures, how many of the following statements is/are correct? $Speedup_{parallel}(f_{parallelizable}, \infty) = \frac{1}{(1 - f_{parallelizable}) + \frac{f_{parallelizable} \times Speedup(<1)}{(1 - f_{parallelizable}) + \frac{f_{parallelizable} \times Speedup(<1)}{(1 - f_{parallelizable}) + \frac{f_{parallelizable}}{(1 - f_{parallelizable}) + \frac{f_{parallel$
 - as the performance slowdown in each piece is bounded
 - ② With unlimited amount of parallel hardware units, single-core performance does not matter anymore Speedup_{parallel} $(f_{parallelizable}, \infty) = \frac{1}{(1 - f_{parallelizable})}$ speedup is determined by 1-f With unlimited amount of parallel hardware units, the maximum speedup will be bounded by
 - the fraction of parallel parts
 - ④ With unlimited amount of parallel hardware units, the effect of scheduling and data exchange overhead is minor
 - A. 0
 - B. 1 C. 2
 - D. 3
 - E. 4

Demo — merge sort v.s. bitonic sort on GPUs


Merge Sort $O(nlog_2n)$

void BitonicSort() { int i,j,k; for (k=2; k<=N; k=2*k) {</pre> for (j=k>>1; j>0; j=j>>1) { for (i=0; i<N; i++) {</pre> int ij=i^j; if ((ij)>i) { } } }


Bitonic Sort $O(nlog_2^2n)$

```
if ((i&k)==0 && a[i] > a[ij])
    exchange(i,ij);
if ((i&k)!=0 && a[i] < a[ij])
    exchange(i,ij);
```


Merge sort



Parallel merge sort




Bitonic sort



```
for (k=2; k<=N; k=2*k) {</pre>
    for (j=k>>1; j>0; j=j>>1) {
        for (i=0; i<N; i++) {</pre>
             int ij=i^j;
             if ((ij)>i) {
                 if ((i&k)==0 && a[i] > a[ij])
                     exchange(i,ij);
                 if ((i&k)!=0 && a[i] < a[ij])
                     exchange(i,ij);
             }
```

Bitonic sort (cont.)




benefits — in-place merge (no additional space is necessary), very stable comparison patterns

O(n log² n) — hard to beat n(log n) if you can't parallelize this a lot!

Corollary #4

$$Speedup_{parallel}(f_{parallelizable}, \infty) = \frac{1}{(1 - f_{parallel})}$$
$$Speedup_{parallel}(f_{parallelizable}, \infty) = \frac{1}{(1 - f_{parallel})}$$

- If we can build a processor with unlimited parallelism
 - The complexity doesn't matter as long as the algorithm can utilize all parallelism
 - That's why bitonic sort or MapReduce works!
- The future trend of software/application design is seeking for more parallelism rather than lower the computational complexity




elizable

Corollary #3

$$Speedup_{parallel}(f_{parallelizable}, \infty) = \frac{1}{(1 - f_{parallel})}$$
$$Speedup_{parallel}(f_{parallelizable}, \infty) = \frac{1}{(1 - f_{parallel})}$$

- Single-core performance still matters
 - It will eventually dominate the performance
 - If we cannot improve single-core performance further, finding more "parallelizable" parts is more important



elizable


"Fair" Comparisons

Andrew Davison. Twelve Ways to Fool the Masses When Giving Performance Results on Parallel Computers. In Humour the Computer, MITP, 1995 V. Sze, Y. -H. Chen, T. -J. Yang and J. S. Emer. How to Evaluate Deep Neural Network Processors: TOPS/W (Alone) Considered Harmful. In IEEE Solid-State Circuits Magazine, vol. 12, no. 3, pp. 28-41, Summer 2020.



TFLOPS (Tera FLoating-point Operations Per Second)

Console Teraflops



Is TFLOPS (Tera FLoating-point Operations Per Second) a good metric?

 $TFLOPS = \frac{\# of floating point instructions \times 10^{-12}}{Exection Time}$

 $IC \times \%$ of floating point instructions $\times 10^{-12}$

 $IC \times CPI \times CT$

% of floating point instructions $\times 10^{-12}$

 $\overline{CPI \times CT}$



- Cannot compare different ISA/compiler
 - What if the compiler can generate code with fewer instructions?
 - What if new architecture has more IC but also lower CPI?
- Does not make sense if the application is not floating point intensive

IC is gone!

TFLOPS (Tera FLoating-point Operations Per Second)

- Cannot compare different ISA/compiler
 - What if the compiler can generate code with fewer instructions?
 - What if new architecture has more IC but also lower CPI?
- Does not make sense if the application is not floating point intensive

	TFLOPS
Switch	1
XBOX One X	6
PS4 Pro	4
GeForce GTX 2080	14.2

- nstructions? CPI? Ting point intensiv
 - clock rate
 - 921 MHz
 - 1.75 GHz
 - 1.6 GHz
 - 1.95 GHz

Announcement

- Reading quiz due next Monday before the lecture
 - We will drop two of your least performing reading quizzes
 - You have two shots, both unlimited time
 - The commentary question in Quiz #2 needs manual grading don't be panic
- Assignment #1 will be up tonight
- Check our website for slides, eLearn for quizzes/assignments, piazza for discussions
- Youtube channel for lecture recordings: https://www.youtube.com/c/ProfUsagi/playlists

Computer Science & Engineering





