


Lecture 5

Design project analysis and course conclusion

Graphics used with permission from AspenCore (<http://electronics-tutorials.ws>)

Block diagram



Agenda

1. Power supply
2. Digital lock
3. Audio amplifier
4. IR receiver
5. Course conclusion

Power supply

D201
Polarity protection diode: prevents damage to the circuit in case positive and negative power inputs are reversed

R201, R202
U201 biasing network: biases the non-inverting input of U201 to half of the input supply voltage so circuit ground is approximately halfway between positive and negative supplies



U201
Unity-gain buffer: forces the node at the emitters of Q201 and Q202 to the voltage at the non-inverting input

C201, C202
Bulk capacitance: removes high-frequency components from power rails to stabilize ground point

Q201, Q202
High-power output transistors: provide current gain to U201 to produce a stable ground reference point

U202
5V linear regulator: produces a regulated 5V supply for powering digital logic

C203, C204, C205
5V supply input/output filtering: removes high-frequency components from the input and output of the regulator to stabilize supply voltages



Massachusetts Institute of Technology

Sheet: /Power/

File: power.sch

Title: 6.117 Final Project: Receiver

Size: USLetter Date: 1/15/2020


KiCad E.D.A. kicad (5.1.5)-3

Rev: A.0.1


Id: 5/5

Push-pull output stage

- Basically just a Class B amplifier operating at DC
- Uses **feedback** into op-amp to compensate for the voltage drop (V_{BE}) induced by the BJTs
- Net current into/out of GND net causes op-amp to adjust midpoint



Digital lock



Massachusetts Institute of Technology

Sheet: /Lock/
File: lock.sch


Title: 6.117 Final Project: Receiver

Size: USLetter Date: 1/15/2020
KiCad E.D.A. kicad (5.1.5)-3

Rev: A.0.1
Id: 3/5

Switch debouncing

- **Bouncing** causes a contact to generate multiple electrical pulses when a connection is made or broken
- Can use a **dual-pole** switch and SR flip-flop to eliminate



Audio amplifier

R506, R507
Audio mixer: adds left and right channels so both are audible through one speaker.

X501
Relay: mechanical, electrically-operated switch. Used to disconnect audio input.

RV501
Volume adjustment. This adjustment is noisy; audio level should be adjusted at input if possible.


RV502
Bias adjustment: adjust for low crossover distortion and low supply current at zero input.

D501, D502
Biasing diodes: provide approx. 1.4V of bias between Q501 and Q502 to force both devices slightly on at zero input.

Q501, Q502
Complementary high-power output transistors: provide current gain to load.

WARNING
Q501 and Q502 get very hot if biased incorrectly. Adjust RV502 after changing supply voltage.

C501
Output filtering capacitor: removes DC offset from audio input. For better low-frequency response, use a larger value (470 uF or 1000 uF).






Q504
Relay driver. Coil resistance is nominally 178 ohms, or roughly 30 mA at 5V. Logic output from 74LS is only capable of 16 mA, so driver is necessary.

D503
"Snubber" diode. Protects Q504 from high-voltage "back-emf" generated by de-energizing relay coil.

C502
Input filtering capacitor: removes DC offset from audio input. Assuming input impedance of 10k, this acts as a HPF with a cutoff frequency of 15.9 Hz, retaining the entire audible spectrum.

Q503
Class A preamplifier; provides voltage gain and current gain necessary to drive low-gain ("low-beta") power transistors.

C503
Bulk capacitance: removes high-frequency components from power rails to reduce power line hum.



2N3904

Pin diagram: Pinning for 2N3904 is like "ABC" (actually EBC)

"Absolute maximum" ratings: Values outside these ranges will cause permanent damage to the device

Maximum voltages: Limited by power supply (V_{CEO} , V_{CBO}) or input range (V_{EBO})


Maximum current: Limited by load impedance

Gain-bandwidth product: Defines maximum gain in an amplifier

Small-signal gain: Ratio of collector current to base current

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector - Emitter Voltage	V_{CEO}	40	Vdc
Collector - Base Voltage	V_{CBO}	60	Vdc
Emitter - Base Voltage	V_{EBO}	6.0	Vdc
Collector Current - Continuous	I_C	200	mAdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	625	mW
		5.0	mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	1.5	W
		12	mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$



SMALL-SIGNAL CHARACTERISTICS

Characteristic	2N3903	2N3904	Symbol	Value	Unit
Current - Gain - Bandwidth Product ($I_C = 10$ mAdc, $V_{CE} = 20$ Vdc, $f = 100$ MHz)	250	300	f_T	250 300	MHz
Output Capacitance ($V_{CB} = 5.0$ Vdc, $I_E = 0$, $f = 1.0$ MHz)	-	4.0	C_{obo}	-	pF
Input Capacitance ($V_{EB} = 0.5$ Vdc, $I_C = 0$, $f = 1.0$ MHz)	-	8.0	C_{ibo}	-	pF
Input Impedance ($I_C = 1.0$ mAdc, $V_{CE} = 10$ Vdc, $f = 1.0$ kHz)	1.0	8.0	h_{ie}	1.0	k Ω
	1.0	10		1.0	
Voltage Feedback Ratio ($I_C = 1.0$ mAdc, $V_{CE} = 10$ Vdc, $f = 1.0$ kHz)	0.1	5.0	h_{re}	0.1	$\times 10^{-4}$
	0.5	8.0		0.5	
Small-Signal Current Gain ($I_C = 1.0$ mAdc, $V_{CE} = 10$ Vdc, $f = 1.0$ kHz)	50	200	h_{fe}	50	-
	100	400		100	
Output Admittance ($I_C = 1.0$ mAdc, $V_{CE} = 10$ Vdc, $f = 1.0$ kHz)	1.0	40	h_{oe}	1.0	μmhos
Noise Figure ($I_C = 100$ μAdc , $V_{CE} = 5.0$ Vdc, $R_S = 1.0$ k Ω , $f = 1.0$ kHz)	-	6.0	NF	-	dB
	-	5.0		-	

Source: <https://www.onsemi.com/pub/Collateral/2N3903-D.PDF>

TIP41, TIP42

Collector-emitter voltage: Capable of switching high voltages

Packaging: Collector electrically connected to case


Collector current: Capable of driving high-current loads

Power dissipation: Capable of dissipating much more power than small-signal devices (2N3904)

DC current gain: Much lower current gain than small-signal devices

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Collector-Emitter Voltage TIP41, TIP42 TIP41A, TIP42A TIP41B, TIP42B TIP41C, TIP42C	V_{CEO}	40 60 80 100	Vdc
Collector-Base Voltage TIP41, TIP42 TIP41A, TIP42A TIP41B, TIP42B TIP41C, TIP42C	V_{CB}	40 60 80 100	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current- Continuous Peak	I_C	6.0 10	Adc
Base Current	I_B	2.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	65 0.52	W W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2.0 0.016	W W/ $^\circ\text{C}$
Unclamped Inductive Load Energy (Note 1)	E	62.5	mJ
Operating and Storage Junction, Temperature Range	T_J, T_{slg}	-65 to +150	$^\circ\text{C}$



ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (Note 2) ($I_C = 30 \text{ mAdc}, I_B = 0$)	$V_{CEO(sus)}$	40 60 80 100	- - - -	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}, I_B = 0$) ($V_{CE} = 60 \text{ Vdc}, I_B = 0$)	I_{CEO}	- -	0.7 0.7	mAdc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}, V_{EB} = 0$) ($V_{CE} = 60 \text{ Vdc}, V_{EB} = 0$) ($V_{CE} = 80 \text{ Vdc}, V_{EB} = 0$) ($V_{CE} = 100 \text{ Vdc}, V_{EB} = 0$)	I_{CES}	- - - -	400 400 400 400	μAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	-	1.0	mAdc
ON CHARACTERISTICS (Note 2)				
DC Current Gain ($I_C = 0.3 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 3.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$)	h_{FE}	30 15	- 75	-
Collector-Emitter Saturation Voltage ($I_C = 6.0 \text{ Adc}, I_B = 600 \text{ mAdc}$)	$V_{CE(sat)}$	-	1.5	Vdc
Base-Emitter On Voltage ($I_C = 6.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$)	$V_{BE(on)}$	-	2.0	Vdc

Audio amplifier analysis






Preamplifier biasing

- **Goal:** provide voltage and current gain for output stage
- **Biasing** accomplished with voltage divider

$$V_B = \frac{V_{CC} R_2}{R_1 + R_2}$$

$$\text{Voltage Gain} = \frac{V_{out}}{V_{in}} = \frac{\Delta V_L}{\Delta V_B} = -\frac{R_L}{R_E}$$







IR receiver

Receiver architecture

- **Goal:** Produce data and clock signals for digital lock
- Need to demodulate the incoming IR signal



D303
Photodiode: produces a current proportional to the amount of light received




U301A, R302
Transimpedance amplifier: converts current through D303 to a voltage

U301B, R305, R304, C301, C303
Second-order BPF: only allows frequencies near 38 kHz through

D301, R301, C302, R303
Envelope detector: produces a positive voltage when 38 kHz is detected. This is used as the "clock" for the digital lock. R303 is chosen so this signal transitions low before LF_DETECT.

D302, C304, R306
AM detector: removes the 38 kHz carrier component from the input signal so only the low-frequency modulation signal is present


C305, C306, C312, C313
Supply decoupling: removes high-frequency components from power rails




U301C, R307, R308, C307, C309
Sallen-Key LPF: cutoff frequency of approx. 734 Hz discriminates between low-frequency (500 Hz) and high-frequency (1500 Hz) modulation

R310, C311, C308, R313
First-order BPF: Further attenuates signals outside the range of 500-1500 Hz and removes DC component from LPF output


U302A
Clock comparator: inverting comparator with hysteresis. Outputs a logic "0" when any modulation signal is present.



U302B
Data comparator: inverting comparator with hysteresis. Outputs a logic "1" when a "1" is received by the photodiode.




D304, R309, C310, R311
Envelope detector: produces a positive voltage when a "0" is detected. This is used as the data input for the digital lock. R311 is chosen so this signal transitions low before BPF_DETECT.




MIT
Massachusetts Institute of Technology
Sheet: /IR Receiver/
File: ir_receiver.sch

Operational amplifiers

- **Operational amplifier (op-amp):** Amplifies the difference between two voltages
- “Operational”: can be used for arithmetic operations (addition, subtraction, multiplication by a constant)
- Many common circuits can be enhanced with op-amps



$\mu A741$ / LM741 pinout diagram



Ideal op-amp properties


Two “golden rules”¹ of op-amps:

1. In a **closed loop** the output attempts to do whatever is necessary to make the voltage difference between the inputs zero.
2. The inputs draw no current.

¹ Horowitz, Paul; Hill, Winfield (1989). *The Art of Electronics*.



Transimpedance amplifier

- **Transimpedance amplifier:** Converts current to voltage
- Used with photodiode to produce a light-varying voltage





Filtering

- **Filter:** Circuit whose response depends on the frequency of the input
- **Reactance:** “Effective resistance” of a capacitor, varies inversely with frequency
- Can construct a voltage divider using a capacitor as a “resistor” to exploit this property





Types of filters

LPF





$$f_c = \frac{1}{2\pi RC} \text{ Hz}$$

HPF



$$f_c = \frac{1}{2\pi RC} \text{ Hz}$$

BPF




$$f_H = \frac{1}{2\pi R_1 C_1} \text{ Hz}$$

$$f_L = \frac{1}{2\pi R_2 C_2} \text{ Hz}$$

Transfer functions


- **Transfer function:** Ratio of output to input voltage
- Can be derived with voltage divider analogy

Low-pass filter (LPF)




$$\frac{V_{out}(s)}{V_{in}(s)} = \frac{1}{s + \frac{1}{CR}} \quad f_c = \frac{1}{2\pi RC}$$

High-pass filter (HPF)




$$\frac{V_{out}(s)}{V_{in}(s)} = \frac{s}{s + \frac{1}{CR}} \quad f_c = \frac{1}{2\pi RC}$$


BodeDiagram



BodeDiagram




Transfer functions





$$\frac{V_o}{V_i} = \frac{-\frac{1}{C_1 C_2 C_3 R_1 R_2 R_3}}{s^3 + s^2 \left(\frac{1}{C_1 R_1} + \frac{1}{C_1 R_2} + \frac{1}{C_2 R_2} + \frac{1}{C_2 R_3} + \frac{1}{C_2 R_4} \right) + s \left(\frac{1}{C_1 C_2 R_1 R_2} + \frac{1}{C_1 C_2 R_1 R_3} + \frac{1}{C_1 C_2 R_2 R_3} + \frac{1}{C_1 C_2 R_2 R_4} + \frac{1}{C_1 C_2 R_1 R_4} + \frac{1}{C_2 C_3 R_3 R_4} \right) + \frac{R_1 + R_2}{C_1 C_2 C_3 R_1 R_2 R_3 R_4}}$$

Equivalent block diagram:



“Infinite-gain” BPF



$$f_r = \frac{1}{2\pi\sqrt{R_1 R_2 C_1 C_2}} \quad Q_{BP} = \frac{f_r}{BW_{(3dB)}} = \frac{1}{2} \sqrt{\frac{R_2}{R_1}}$$

$$\text{Maximum Gain, } (A_v) = -\frac{R_2}{2R_1} = -2Q^2$$

Infinite-gain BPF

Center frequency

$$f_0 = 37513.36740531 \text{ [Hz]}$$


Gain at f_0

$$G_{pk} = -6.4285714285714 \text{ [times]} \\ (16.162289475222) \text{ [dB]}$$


Quality factor

$$Q = 1.5152363929535$$

BodeDiagram



BodeDiagram




(c)okawa-denshi .jp

(c)okawa-denshi .jp

Sallen-Key LPF

Sallen-Key Low-pass Filter




Cut-off frequency

$$f_c = 734.12700957167[\text{Hz}]$$

Quality factor


$$Q = 0.38034181383647$$

BodeDiagram



(c)okawa-denshi .,jp


BodeDiagram




(c)okawa-denshi .,jp

LTSpice model


Photodiode model: Models parasitic resistance and capacitance



Power supply model: Models series resistance and bulk capacitance




Receiver model: Constructed as on PCB



Simulation directives: Assign values to model parameters (supply voltage, modulation frequency, etc.)



```
.tran 100m
.param fc = 38k
.param fm=500
.param i_dark=10n
.param i_light=1u
.param c_j=1p
.param r_shunt=1Meg
.param r_series=10
```

Comparator section: Contains AND gates to produce readable simulations





Modulation scheme (not to scale)

- **Amplitude shift keying (ASK):** Changes in amplitude of carrier represent binary data
- **Modulate** with 500 Hz for 0, 1500 Hz for 1





Modulation scheme (to scale)





Comparator

- **Comparator:** Compares input voltage (V_{IN}) with reference voltage (V_{REF})
- Exploits “infinite” gain to produce **binary output**
- Most op-amps cannot operate **rail-to-rail**



Comparator with hysteresis

- **Hysteresis:** Removes noise from comparator output
- Creates upper and lower “trip points” (V_{UTP} and V_{LTP})
- Amount of hysteresis determined by R_1 and R_2







$$\beta = \frac{R_1}{R_1 + R_2}$$

$$V_{HYSTERESIS} = V_{UTP} - V_{LTP}$$

$$V_{HYSTERESIS} = +\beta V_{CC} - (-\beta V_{CC})$$

$$\therefore V_{HYSTERESIS} = 2\beta V_{CC}$$





Course conclusion

Related courses

Intro

- 6.002 (Circuits and Electronics)
- 6.003 (Signals and Systems)
- 6.004 (Computation Structures)

Lab (advanced)

- 6.101 (Analog Electronics Laboratory)
- 6.111 (Digital Electronics Laboratory)
- *6.131 (Power Electronics Laboratory)*

Wrapping up

Please complete subject evaluations

In particular,

- Were the labs too long/too short?
- Should the lectures focus more or less on theory?

EE Careers and Experience Panel

Friday, 1 – 3pm in 4-231