## 7KHCounters

By: $\square^{\prime} \mathrm{U}(\mathrm{KDE} \$ \square+\pi \$ / \square+\operatorname{DD}$
Electrical Engineering Department

## Upon completion of the chapter, students should be able to:

ロ. 1 Understand the basic concepts of asynchronous counter and synchronous counters, and the difference between them.
口.1.1 Draw circuit and Timing Diagram of Asynchronous Counters
■.1.2 Interpret the Operation and Application of an asynchronous counter
—.1.3 Draw circuit and timing diagram of synchronous counters
■.1.4 Interpret the operation and application of synchronous up/down counters.
[.1.5 Describe how the counters in [.1.1 and $[.1 .3$ can be connected in cascade to produce higher mod
■.1.6 Explain the application of counters in Digital Clock

## Introduction -ICOUNTERS

- A counteris a register that goes through a predetermined sequence of states upon the application of clock pulses.
- Asynchronous counters
- Synchronous counters
- Asynchronous Counters (or Ripple counters)
- the clock signal (CLK) is only used to clock the first FF.
- Each FF (except the first FF) is clocked by the preceding FF.
- Synchronous Counters,
- the clock signal (CLK) is applied to all FF, which means that all FF shares the same clock signal,
- thus the output will change at the same time.


## Introduction -COUNTERS

- Modulus (MOD) - the number of states it counts in a complete cycle before it goes back to the initial state.
- Thus, the number of flip-flops used depends on the MOD of the counter (ie; MOD-4 use 2 FF (2-bit), MOD-8 use 3 FF (3-bit), etc..)
- Example: MOD-4 Ripple/Asynchronous Up-Counter.


## Asynchronous Counters

## Asynchronous (Ripple) UP Counters

- The Asynchronous Counter that counts 4 number starts from
$00 \rightarrow 01 \rightarrow 10 \rightarrow 11$ and back to 00 is called MOD-4 Ripple (Asynchronous) Up-Counter.
- Next state table and state diagram

| Present State | Next State |
| :---: | :---: |
| $\mathbf{Q}_{\mathbf{1}} \mathbf{Q}_{\mathbf{0}}$ | $\mathbf{Q}_{\mathbf{1}} \mathbf{Q}_{\mathbf{0}}$ |
| 00 | 01 |
| 01 | 10 |
| 10 | 11 |
| 11 | 00 |



## Asynchronous (Ripple) UP Counters

Figure $\square .1$ : MOD 4 Asynchronous Up Counter


- A two-bit asynchronous counter is shown on the left. The external clock is connected to the clock input of the first flip-flop (FFO) only. So, FFO changes state at the falling edge of each clock pulse, but FF1 changes only when triggered by the falling edge of the $\mathbf{Q}$ output of FFO.
- Note that for simplicity, the transitions of Q0, Q1 and CLK in the timing diagram above are shown as simultaneous even though this is an asynchronous counter. Actually, there is some small delay between the CLK, Q0 and Q1 transitions.



## Asynchronous (Ripple) UP Counters

Figure $\square .1$ : MOD 4 Asynchronous Up Counter


- Because of the inherent propagation delay through a flip-flop, the transition of the input clock pulse and a transition of the Q output of FFO can never occur at exactly the same time. Therefore, the flip-flops cannot be triggered simultaneously, producing an asynchronous operation.
- The 2-bit ripple counter circuit shown has four different states, each one corresponding to a count value. Similarly, a counter with $n$ flip-flops can have 2 to the power $n$ states. ( $2^{n}$ ) The number of states in a counter is known as its mod (modulo) number. Thus a 2-bit counter is a mod-4 counter.


## Asynchronous (Ripple) UP Counters

Figure 0.1 : MOD 4 Asynchronous Up Counter


- Usually, all the CLEAR inputs are connected together, so that a single pulse can clear all the flip-flops before counting starts. The clock pulse fed into FFO is rippled through the other counters after propagation delays, like a ripple on water, hence the name Ripple Counter
- A mod-n counter may also described as a divide-by- $n$ counter. This is because the most significant flip-flop (the furthest flip-flop from the original clock pulse) produces one pulse for every $n$ pulses at the clock input of the least significant flip-flop (the one triggers by the clock pulse).


## MOD 8 Asynchronous Up Counter

Figure $\square .2$ : MOD 8 Asynchronous Up Counter


- The following is a three-bit asynchronous binary counter and its timing diagram for one cycle.
- It works exactly the same way as a twobit asynchronous binary counter mentioned above, except it has eight
states due to the third flip-flop.


## MOD 8 Asynchronous Up Counter

Figure [.3a Next State Table

| Present State | Next State |
| :---: | :---: |
| CBA | CBA |
| 000 | 001 |
| 001 | 010 |
| 010 | 011 |
| 011 | 100 |
| 100 | 101 |
| 101 | 110 |
| 110 | 111 |
| 111 | 000 |

Figure C .3 b State Diagram


## Exercise :



## MOD 16 Asynchronous Up counter - (Negative Triggered)

Figure D .5 : MOD 16 Asynchronous Up Counter


## MOD 16 Asynchronous Up counter (Positive Triggered)

Figure 0.6 : MOD 16 Asynchronous Up Counter
A different way of making a four-bit "up" counter


- Exercise : Draw a MOD 16 Asynchronous DOWN Counter (Negative Triggered):


## Asynchronous DOWN Counter

Figure 1.7 : MOD 4 or 2-bit Asynchronous down counter


## Asynchronous Counters

- Exercise:
- Design a MOD-4 ripple down-counter
- Design a MOD-8 ripple down counter using negative triggered.
- Design a MOD-16 ripple down counter using positive triggered.


## Asynchronous Counters (MOD $\neq 2^{N}$ )

- So far, we have design the counters with MOD number equal to $2^{N}$, where $N$ is the number of bit $(N=1,2,3,4 \ldots)$ (also correspond to number of FF)
- Thus, the counters are limited on for counting MOD-2, MOD4, MOD-8, MOD-16 etc..
- The question is how to design a MOD-5, MOD-6, MOD-7, MOD-9 which is not a MOD-2 $\mathbf{N}^{\mathrm{N}}\left(\mathbf{M O D} \neq \mathbf{2}^{\mathrm{N}}\right)$ ?
- MOD-6 counters will count from $0_{10}\left(000_{2}\right)$ to $5_{10}\left(101_{2}\right)$ and after that will recount back to $0_{10}\left(000_{2}\right)$ continuously.


## Asynchronous Counters (MOD $\neq 2^{N}$ )

MOD-6 ripple up-counter (MOD $\neq 2^{\mathrm{N}}$ )

| Present St. | Next St. |
| :---: | :---: |
| CBA | CBA |
| 000 | 001 |
| 001 | 010 |
| 010 | 011 |
| 011 | 100 |
| 100 | 101 |
| 101 | $000(110)_{k}$ |

Figure $\square .8 \mathrm{a}$ : Next State Table


Reset the state to $000_{2}$ when $110_{2}$ is detected

## Asynchronous Counters (MOD $\neq 2^{N}$ )

Circuit diagram for MOD-6 ripple up-counter (MOD $\neq 2^{\mathrm{N}}$ )


## Asynchronous Counters (MOD $\neq 2^{N}$ )

## Exercise : Draw MOD-5 Ripple Down-counter and Upcounter (MOD $=2^{\mathrm{N}}$ )

## IC for Asynchronous counters (IC 74293)

- 74293 IC for Asynchronous counter with Reset (MR1 and MR2)



## IC for Asynchronous counters (IC 74293)

- Using 74293 IC to design MOD $\leq 16$ Asynchronous UP-Counter!
- Exercise:
- Use 74293 IC to design MOD-10 ripple upcounter



## IC for Asynchronous counters (IC 74293)

## Exercise:

- Determine the MOD for each configuration shown below?



## IC for Asynchronous counters (IC 74293)

Determine the MOD for configuration shown below?


Answer : MOD 14

## IC for Asynchronous counters (IC 74293)

## CASCADE connection to produce Higher Mod

Exercise : Design Asynchronous counters MOD-60 using IC 74293.

Solution : Discuss with your Lecturer in class.

Exercise : i. Design Asynchronous counters MOD-55 using IC 74293.
ii. Design Asynchronous counters MOD1000 using IC 74293.

## Asynchronous Decade Counters

Figure $\square .3$ : Asynchronous Decade Counter


- The binary counters previously introduced have two to the power $\boldsymbol{n}$ states. But counters with states less than this number are also possible. They are designed to have the number of states in their sequences, which are called truncated sequences. These sequences are achieved by forcing the counter to recycle before going through all of its normal states.
- A common modulus for counters with truncated sequences is ten. A counter with ten states in its sequence is called a decade counter. The circuit below is an implementation of a decade counter.


## Asynchronous Decade Counters

- The sequence of the decade counter is shown in the table below:

| Clock Pulse | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: |
| $\square$ | $\square$ | $\square$ | $\square$ | $\square$ |
| 1 | $\square$ | $\square$ | $\square$ | 1 |
| 2 | $\square$ | $\square$ | 1 | $\square$ |
| 3 | $\square$ | $\square$ | 1 | 1 |
| 4 | $\square$ | 1 | $\square$ | $\square$ |
| $\square$ | $\square$ | 1 | $\square$ | 1 |
| $\square$ | $\square$ | 1 | 1 | $\square$ |
| 7 | $\square$ | 1 | 1 | 1 |
| 8 | 1 | $\square$ | $\square$ | $\square$ |
| 9 | 1 | $\square$ | $\square$ | 1 |

Figure 0.4 : True Table Asynchronous Decade Counter

- Once the counter counts to ten (1010), all the flip-flops are being cleared. Notice that only Q1 and Q3 are used to decode the count of ten. This is called partial decoding, as none of the other states (zero to nine) have both Q1 and Q3 HIGH at the same time.


## Asynchronous Up-Down Counters

Figure 0.5 : Asynchronous Up-Down Counter


- In certain applications a counter must be able to count both up and down. The circuit below is a 3-bit up-down counter. It counts up or down depending on the status of the control signals UP and DOWN. When the UP input is at 1 and the DOWN input is at 0, the NAND network between FF0 and FF1 will gate the non-inverted output (Q) of FF0 into the clock input of FF1. Similarly, Q of FF1 will be gated through the other NAND network into the clock input of FF2. Thus the counter will count up.


## Asynchronous U/p-Down Counters

Figure 0.5 : Asynchronous Up-Down Counters


- When the control input UP is at 0 and DOWN is at 1 , the inverted outputs of FF0 and FF1 are gated into the clock inputs of FF1 and FF2 respectively. If the flip-flops are initially reset to 0 's, then the counter will go through the following sequence as input pulses are applied.


## Asynchronous U/p-Down Counters



- Notice that an asynchronous up-down counter is slower than an up counter or a down counter because of the additional propagation delay introduced by the NAND networks.


## Asynchronous Up-Down Counters

Figure $\mathrm{\square} .3$ : Asynchronous Up-Down Counters Waveform For 4 Bit Up-Down Counter
"Up" count sequence




$Q_{3} 0$|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

"Down" count sequence


## Asynchronous Counters

Disadvantages of Asynchronous Counters:-

- Propagation delay is severe for larger MOD of counters, especially at the MSB.
- Existence of 'glitch' is inevitable for MOD $\neq 2^{N}$ counters.
- Cannot design random counters (i.e:- to design circuit that counts numbers in these sequence
$5 \rightarrow 6 \rightarrow 7 \rightarrow 2 \rightarrow 3 \rightarrow 1 \rightarrow 5 \rightarrow 6 \rightarrow 7 \rightarrow 2 \rightarrow 3 \rightarrow 1 \rightarrow 5 \rightarrow 6 \ldots$.
Solution, use SYNCHRONOUS COUNTERS.


## Synchronous Counters

## Synchronous Counters

- A synchronous counter, in contrast to an asynchronous counter, is one whose output bits change state simultaneously, with no ripple. The only way we can build such a counter circuit from J-K flip-flops is to connect all the clock inputs together, so that each and every flip-flop receives the exact same clock pulse at the exact same time:



## Synchronous Counters

- Now, the question is, what do we do with the $J$ and $K$ inputs? We know that we still have to maintain the same divide-by-two frequency pattern in order to count in a binary sequence, and that this pattern is best achieved utilizing the "toggle" mode of the flip-flop, so the fact that the J and K inputs must both be (at times) "high" is clear. However, if we simply connect all the J and K inputs to the positive rail of the power supply as we did in the asynchronous circuit, this would clearly not work because all the flip-flops would toggle at the same time: with each and every clock pulse!



## Synchronous Counters

A four-bit synchronous "up" counter


## Synchronous Counters

A four-bit synchronous "down" counter


## How To Design Synchronous Counter

For synchronous counters, all the flip-flops are using the same CLOCK signal. Thus, the output would change synchronously.

- Procedure to design synchronous counter are as follows:-

STEP 1: Obtain the State Diagram.
STEP 2: Obtain the Excitation Table using state transition table for any particular FF (JK or D). Determine number of $F F$ used.
STEP 3: Obtain and simplify the function of each FF input using K-Map.
STEP 4: Draw the circuit.

## How To Design Synchronous Counter

- Design a MOD-4 synchronous up-counter, using JK FF.
STEP 1: Obtain the State transition Diagram



## How To Design Synchronous Counter

STEP 2: Obtain the Excitation table. Two JK FF are used.

| OUTPUT TRANSITION | FF INPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{Q}_{\mathbf{N}}$ | $\mathbf{Q}_{\mathbf{N}+\mathbf{1}}$ | $\mathbf{J}$ | $\mathbf{K}$ |  |
| 0 | $\rightarrow$ | 0 | 0 | X |
| 0 | $\rightarrow$ | 1 | 1 | X |
| 1 | $\rightarrow$ | 0 | X | 1 |
| 1 | $\rightarrow$ | 1 | X | 0 |

Excitation table

| Present State | Next State | Input, J K |  |
| :---: | :---: | :---: | :---: |
| B A | B A | $\mathbf{J}_{\mathrm{B}} \mathrm{K}_{\mathrm{B}}$ | $\mathbf{J}_{\mathbf{A}} \mathbf{K}_{\mathbf{A}}$ |
| 0 0 | 01 | 0 X | 1 X |
| 01 | 10 | 1 X | X 1 |
| 10 | 11 | X 0 | 1 X |
| 11 | $0 \quad 0$ | X 1 | X 1 |

## How To Design Synchronous Counter

STEP 3: Obtain the simplified function using K-Map


## How To Design Synchronous Counter

STEP 4: Draw the circuit diagram.


## How To design Synchronous Counter

- Let us employ these techniques to design a MOD-8 counter to count in the following sequence: $\mathbf{0 , 1 , 2 , 3 , 4 , 5 , 6 , 7 .}$
- Step1: Determined Flip Flop Used and Creating state transition diagram. (Rajah Keadaan)
$N=2^{n}$

$$
8=2^{n}
$$

$\mathrm{n}=\log 8 / \log 2$
$=3$ Flip Flop ( 3 Bit )

$$
\begin{aligned}
M & =2^{n}-1 \\
& =2^{3}-1=8-1=7
\end{aligned}
$$

```
N = Modulo/MOD
n = Flip Flop Used
M = Maximum Number To Be Count
```



## How To design Synchronous Counter

- Step 2: Creating present state-next state table

|  | Present State |  |  | Next State |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
|  | $\boldsymbol{Q}_{\mathbf{2}}$ | $\boldsymbol{Q}_{\mathbf{1}}$ | $\boldsymbol{Q}_{\mathbf{0}}$ | $\boldsymbol{Q}_{\mathbf{2}}$ | $\boldsymbol{Q}_{\mathbf{1}}$ | $\boldsymbol{Q}_{\mathbf{0}}$ |  |
|  | 0 | 0 | 0 | 0 | 0 | 1 |  |
|  | 0 | 0 | 1 | 0 | 1 | 0 |  |
|  | 0 | 1 | 0 | 0 | 1 | 1 |  |
|  | 0 | 1 | 1 | 1 | 0 | 0 |  |
|  | 1 | 0 | 0 | 1 | 0 | 1 |  |
|  | 1 | 0 | 1 | 1 | 1 | 0 |  |
|  | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
|  |  |  |  |  | 0 | 0 |  |
|  |  | 1 |  |  |  |  |  |

$$
\begin{aligned}
& Q_{0}=Q_{A} \\
& Q_{1}=Q_{B} \\
& Q_{2}=Q_{c}
\end{aligned}
$$

## How To Design Synchronous Counter

- Step 3: Expand the present state-next state table to form the transition table.

| Excitation Table (Jadual Ujaan Flip Flop JK) |  |  |  |
| :---: | :---: | :---: | :---: |
| Q | $\overline{\mathbf{Q}}$ | J | K |
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | X |
| 1 | 0 | X | 1 |
| 1 | 1 | X | 0 |


| Present State |  |  | Next State |  |  | Present inputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $Q_{C}$ | $\boldsymbol{Q}_{B}$ | $\boldsymbol{Q}_{\boldsymbol{A}}$ | $Q_{C}$ | $\boldsymbol{Q}_{\boldsymbol{B}}$ | $\boldsymbol{Q}_{\boldsymbol{A}}$ | $J_{C} K_{C}$ | $J_{B} K_{B}$ | $J_{A} K_{A}$ |
| 0 | 0 | 0 | 0 | 0 | 1 | OX | 0X | 1X |
| 0 | 0 | 1 | 0 | 1 | 0 | OX | 1X | X1 |
| 0 | 1 | 0 | 0 | 1 | 1 | OX | X0 | 1X |
| 0 | 1 | 1 | 1 | 0 | 0 | 1X | X1 | X1 |
| 1 | 0 | 0 | 1 | 0 | 1 | X0 | OX | 1X |
| 1 | 0 | 1 | 1 | 1 | 0 | X0 | 1X | X1 |
| 1 | 1 | 0 | 1 | 1 | 1 | X0 | X0 | 1X |
| 1 | 1 | 1 | 0 | 0 | 0 | X1 | X1 | X1 |

## How To Design Synchronous Counter

- Step 4: Use Karnaugh maps to identify the present state logic functions for each of the inputs.
E.g. for $\mathrm{J}_{\mathbf{2}}$ we get:


Using similar techniques for the other inputs we get:

$$
\begin{aligned}
& \mathbf{K}_{\mathbf{C}}=\mathbf{Q}_{\mathbf{B}} \mathbf{Q}_{\mathbf{A}} \\
& \mathbf{J}_{\mathbf{B}}=\mathbf{Q}_{\mathbf{A}} \\
& \mathbf{K}_{\mathbf{B}}=\mathbf{Q}_{\mathbf{A}} \\
& \mathbf{J}_{\mathbf{A}}=\mathbf{1} \\
& \mathbf{K}_{\mathbf{A}}=\mathbf{1}
\end{aligned}
$$

## How To Design Synchronous Counter

- Step 5: Constructing Circuit



## How To Design Synchronous Counter that count Random number

## Example :

Design a Synchronous Counter to Count 4,7,3,0 and 2 respectively using JKFlip Flop negative trigered by showing:
i. Flip Flop Used
ii. State Transition Diagram
iii. Exitation Table / Present state, next State
iv. Karnough Map \& perform Simplified Function
v. The Synchronous Counter

## Synchronous Counter to Count 4,7,3,0 and 2 respectively

Solution:
Step 1 : Flip Flop Used
Find Modulo, $\mathrm{N}=\mathbf{2}^{\mathbf{n}}$
$M=7, M=2^{n}-1=7$
$2^{n}=N \quad$, so, $N=7+1=8$, MOD 8
$2^{n}=8, n=\log 8 / \log 2$
n = 3 bit = 3 Flip Flop.

## Synchronous Counter to Count 4,7,3,0 and 2 respectively



Synchronous Counter to Count 4,7,3,0 and 2 respectively

## Step 3 : Exitation Table /present State, Next State

| Deci <br> mal | Present <br> State |  |  | Next State |  |  | JC | KC | JB | KB | JA | KA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | QC | QB | QA | QC | QB | QA |  |  |  |  |  |  |
| 4 | 1 | 0 | 0 | 1 | 1 | 1 | $x$ | 0 | 1 | $x$ | 1 | $x$ |
| 7 | 1 | 1 | 1 | 0 | 1 | 1 | $x$ | 1 | $x$ | 0 | $x$ | 0 |
| 3 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | $x$ | $x$ | 1 | $x$ | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $x$ | 1 | $x$ | 0 | $x$ |
| 2 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | $x$ | $x$ | 1 | 0 | $x$ |

## Synchronous Counter to Count 4,7,3,0 and 2 respectively

## Step 4: Karnough Map and Simplified Function

| CB | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  | $x_{6}$ |  |
| 1 | $\mathbf{X}_{1}$ |  |  |  |
| K-Map For$\mathbf{J A}=\mathbf{Q C}$ |  |  |  |  |

## Synchronous Counter to Count 4,7,3,0 and 2 respectively



## Synchronous Counter to Count 4,7,3,0 and 2 respectively




## Synchronous Counter to Count 4,7,3,0 and 2 respectively

## Step 5 : Perform Counter Circuit

By using simplified function from K-Map, JA = QC, KA = $\overline{\mathbf{Q C}}$, $J B=1, K B=\overline{Q C}, J C=Q A+Q B, K C=Q B$


DIGITAL ELECTRONICS

## Synchronous Counter

## Exercises:

- Design a counter to count in the following sequence: 6, 4. 2, 3, 1.
- Design a counter to count in the following sequence: 15,9,11,5,2,13,1.
- Do more exercises in Past Years Exam Paper.

End Of This Topic.....

