8-bit ALU:


This 8-bit ALU takes two 8-bit inputs A and B, and performs an operation on them that is selected by the 3-bit selector ALU_SEL. The selection is done using a 3to8 decoder and 8 tri-state buffers. The output of the decoder enables the tri-state and allows the result of the selected to pass to M. The result of the operation is placed in the 8-bit output M. There is a single bit Cin that is used in function 2,3,6, and 7. There is an enable that must be set to 1 for the circuit to run.

In addition to the M output, there is also 3 single bit outputs Carryout, Overflow, and m7. Carryout is the carryout of the 4 functions that produce a carryout. The overflow tells us if we use the carryout or not. If overflow is 1 then carryout is the most significant bit. If overflow is 0 then the most significant bit is the 2^7 bit of M.

m7 is the sign bit of the resulting function. The sign bit is the most significant bit and tells us if the value is positive or negative in 2's compliment. 0 indicates a positive and 1 indicates a negative. If overflow is 1 then m7 is equal to the carryout. If overflow is 0 then m7 is equal to the most significant bit of M. After making a truth table and k-map, the function for m7 is Not(Overflow) *M7+Overflow*Cout.

The following functions are performed based on ALU_SEL:

	ing failed one are point
<u>ALU_SEL</u>	<u>Function</u>
000	A or B
001	Not A
010	A+Not(B)+Cin
011	A+B+Cin
100	A xor B
101	A and B
110	A-1+Cin
111	A+Cin



<u>Testing:</u>

For testing I did 2 sets of tests. For the first set I checked to make sure that each of the functions produced the proper result into M. When enable is 0, nothing should pass to M. When enable is 1, the function selected by ALU_SEL should pass to M. In total there were 9 tests for this set, 1 for the

enable and 1 for each function. The waveform matches the truth table.

A	В		Cin	ALU_SEL		М		enable	
х	Х		х	х		UUU	J	0	
00000101	00000110		0	000		0000011	1	1	
00000101	00000110		0	001		1111101	0	1	
00000101	00000110		1	010		1111111	1	1	
00000101	00000110		1	011		0000110	0	1	
00000101	00000110		1	100		0000001	1	1	
00000101	00000110		1	101		0000010	00	1	
00000101	00000110		1	110		0000010	1	1	
00000101	00000110		1	111		0000011	0	1	
1).0 1.0	2.0	3.0	4.0	5.0	6.0	7.0	8.0	9.0 '
Enable									
A					0000010	I1 B			
В				00000110 B				<u>Ж 00000110 В</u>	
Cin									
ALU_SEL	011 B X 000 B		X 001 B	X 010 B	X 011 B	X 100 B	X 101 B	X 110 B	Х <u>111 в</u>
M	UB	X 00000111 B	<u>Ж 11111010 В</u>	Ж 11111111 В	<u>Ж 00001100 В</u>	<u>X 00000011 B</u>	<u> </u>	<u>Ж 00000101 В</u>	<u>жооооо110 в</u>
CarryOut									
Overflow		1							
m7									-

For the second set of tests I tested to make sure that the Carryout, Overflow, and m7 outputs were working properly. I used function 3 A+B+Cin to test with various inputs of A and B. The waveform matches the truth table.

A	В	Cou	t Overflow	/ m7
100	100	0	1	0
-100	-100) 1	1	1


7 -5 1 0 0

	3.0	1.0	2.0	3.0 4
Enable				
A	. 0	1100100 B	X10011100 B	X 00000111 B
В	0	1100100 B	Х 10011100 В	X <u>11111011 B</u>
Cin				
ALU_SEL			011 B	
M	U B	<u> 11001000 В</u>	X 00111000 B	<u>ж оооооото в</u> }
CarryOut			1	
Overflow				
m7				

3 to 8 Decoder:


The 3 to 8 Decoder takes 3 single bit inputs and selects one of 8 outputs based on the input combinations. With 3 inputs there will be 2^3 possible input combinations. This circuit is used in the ALU to decode the ALU_SEL. Each input of ALU_SEL will activate one output. That output is

connected to the enable of a tri-state buffer. In this way the 3 to 8 decoder is used to select the functions.




<u>Testing:</u>

This is a simple circuit so I tested every possible input combination. The waveform matches the truth table and therefore the circuit works.



A or B:

Description: The A OR B function takes two 8-bit binary numbers as inputs, and outputs the logical disjunction of the two inputs which displays a 1 whenever the corresponding bits of A or B are 1. The design uses two 8 bit busses that connect to designated expanders. These expanders have 8 outputs where each output connects to a 2-input OR-gate. The resulting OR-gates then connect to a 8-bit Merger which connects to the final 8-bit output resulting in an A OR B function.



<u>Testing:</u>

There were 3 tests. The waveform matches the truth table and shows the test work and therefore the circuit works.

A 00000000 00000001 00000100			00	B 0000 0000 0000	010			00	0000	Out 0000 0011 0111													
1.4).0		i.	ŝ		ï	5	i.	ä		1.0	3	2	4	2	¥	i.	ř	3	2.0	3		4
A		0.63	100	221	200	0000	00000	В		100	XO	00000	D1 B		107		255	375	101	Ē	00000	100 B	
В	00000000 B										_X_00	00000	10 B								00000	011 B	
Out	С00000000 В											00000	11 B						 		00000	111 B	

Not A:

Description: The Not A function takes an 8-bit binary number as an input, and outputs the implemented 8-bit binary number which take the inverse of each bit from the input. The circuit design uses one 8-bit bus which is connected to an 8-bit expander. The expander has 8 outputs. Each of the outputs connect to 8 inverters. The outputs of the inverters then connect to an 8-bit Merger that finally connects to the output resulting in the Not A function.

										, cint		,							700																_							
🔊 н					1.0		(M) (S																																			PX
File	Edit	Vie	w I	ayer	s Si	gnals	EX	port	Opti	ons	Deb	ıg H	lelp																													
skto	p/Fal	II 201	12/08	266/	orojec	t∕notA	.hds	ru	n for	speci	fied t	ime i	nterv	al																												
1n	15	5.5	16.1	e a	6.5	17.0	e a	7.5	18.1	e a	8.5	19.		19.5	0	1 D.D	110.	5 11	1.0	111.5		12.D		5 1	13.0	113.5	с п	4.D	114.3	5 1	15.0	115.5	(1)	6.D	116.5	12	r. D	117.5	11	8.D	118.5	
=	սող	uulu	ului	ليتنك	uuh	uılın	ليتتبل	սուր	ահա	ليتتبل	սող	ահա	шш	luul	uulu	uılın	սհոս	հուր	uuluu	duud	ևուր	mhu	սևոս	huul	ավա	վսով	ىياتىسا	ահա	uluu	huul	սողո	սհուղ	սորը	uluu	luul	uulu	սհա	հուր	uulu	ասհատ	ىيلىتىتا	шш
-2.5	- 82	15	10	2 (S	15	18	17 IN	- 15	10	127 - 133 	15	18	8	· · ·	10	37	8		165	8 8		- 35	彼 3		18	8 8		-35	8	8 8	18	82 183 	100	19 3	8 - 18 	15	3 3	r 18	8	18 8	1 82	
	12		20			20	8. ST		-	8. S		20	8. 3			8	112	2 2	18			10			10	8 9		10	89 - 9		13	81 - 81 		28 .0			20 0			28 8	1 32	
E	57	12	19	s. 13	12	19	8 H	2	10	B. 13	12	18		i 12	1	S.	8. S		12,	5 5	1	12	15		10	5 5	3 <u>3</u> 3	172	81 S	1 1		81 - 12	2	18 8		12	38 S	. 57	2	18 S	1 12	2
-2.6	13	×.	13	8 B		83	6 6		83	6 G	•	13	8	к (с	13	8	2	h		1 8	8 20	-	82 - F			9 N	6 20	-33	92 B		19	9 9	$ \mathbf{x} $	83 (ŝ	5 18		83 Q	5 - SS	\mathbb{R}^{2}	19 (č	5 (S	ж.
	8	\mathcal{R}	22	2 Q		81.3	9 B		20	9 B	22							•	>0-	•						8 9		123	8 8	8 8	122	8 8	22	8.8	2 8	21	81 8	2 3		81.8	2 0	22
-1.5	-	÷	18	s - 13		58 3	a a	*	58	a a	÷	-	s :	: ::	10	35	8	-	i2	2		12	Si - 1	5 5		s - s		132	38 - 3		18		ġ.	1 8 (1	r - 12		58 (S	i 3		18 S	1 12	
The second se	57	12	20	5 B	- 12	28 - 3	s y	_	_	_	12		8.				_	•	>0-							i s	1 23	12	81 - S	0 0	- 22	S - 12	12	18 . 8	5 13	- 12	28 . 33	6 8	2	20.2	1. 12	2
-1.6	12		13	a a	10	£3 - 3	9 - I	×.	23	_					13	8	22		13	3	6 90	43	8				< 20	-	82 8	s 2	- 49	a a		1 3 (c)	a (2		83 (ž			13 (i	4 (¥	× .
T	2		8	e a		0.0			8		Y7)		I				-	>0-									-33	8 8			a a		8.8			81 13			8.8	е а	
-0.5											Y6								í jz	1		1.2						12									40 00			10 K		
E	- 12	2		0 - 10 11 - 13	12	- 20		12	10		Y5	_						1	5		S 42	-	228 - 2	~ *					204 - 2	-	100	50 50 51 52	12	13 3	 		12.5	· ···	2	- 20. 2	1 12 1 12	2
D.0	10	12	13		- 12	10		127	50		Y4								~it	5													127			122	-		12	10 A		=
									-		Y3 [~																							
0.5	L		~~	~ ~	0.1	- /		A	8.0		Y2							7	-V-	5									88 B	1	5 525	32 (3)		10 10	[Out	00	яя	10	a r		
P.5	Y	11	00	011		3 (Ľ		- 55 		Y1	10			- į	33	8							2 2						1	102	8 S.	8				00	11	10		3/4	Dut
1.0											YO			-	-			7		7										1	.53											
			19	•		X 3	(s. 13	•	1		Ē	xpar	der	Perti	cal	+	2			1	6 20		12	· [AT	46 A	5 A4	A3	A2 A	1 AC	i1	0					29 B			19 B	1 13	×
1		2	<u>8</u> 1	2 8	- 22	<u>8</u> 8 (52 (B	21	50 1		-1	1.		1		- 17.5		•	>0- i8				18 S	8	Y							lergel	2.ita	- 8	2 (2	27	34 S.	2 3		30 S	1 3	22
1.53	12	8		5 - 33	1	88.3	S - 33	8	28	S - 33	1	20	8	1		55	28		in and a second	,	8		98 - S	÷	-						114	réißei	ons.	- 3	6 - 38	<u>_</u>	88 (S	5 - 33	8	88 S	6 - 18	<u>ن</u>
-	57	12	19	s. 13	12	18 1	B 52	2	10	a 13	12	18				3.	3.	-)	>			_	15													22	38 S	. 57	2	18 S	1 12	2
2.03	13	×.		8 8		83	(s - 13		83	6 G	•	13	8	e e	13	8	2	P	19	1	8 28	-	82 - F			8 N	6 20	-33	82 B		19	9 B	\mathbf{R}	83 (ŝ	5 18		83 Q	5 - 53	1	13 Q	5 G	×.
=	×.		8	2 2	2	0.0	2 2	22	8	9 B		51	8	• •	- 63	82	8		12	e 9		18	8		128	8 9		53	8.5		120	a a	21	8.8	2 8		8 8	e . 8	22	8.8	2 8	22
2.5	-	2	88	s - 13	÷.	58 S	a a	<u>.</u>	28	8 - 8	<u>ن</u>	33	8 3	: :	50	335			182	s 3		132	St - 3	s - s	18	s - s	:	18			18		÷	18 8	r 8		38 (S	r - 12	8	18 S	1 3	÷.
Ę	12	12	20	5 13	- 12	20	8 B	12	28	8 B	12	18	8. 1	1 12	18	8.	8	a 1	12	5 S	1	12	8	0 0	- 22	8 S	1 12	10	8 - S	0 Q	122	8 B	22	18 8	6 13	12	28 . 33	1 13	22	18 . 8	4 19	
E	c00 -	0240	0.5	117.	592	4																			111																	•
_		0240	10	11/1	202	1		_		_				_	-	-	-	_	_	_	-	-	-			-	_	-	_	-	-		_	_	-	_	_	-	-			
VHI)L		•	i	. H		H	•	•	1		s		•	0		= 3.0	00,00	0,000	,000																						
-					- salive at				T. are					1.0					-					-	-			10/10/047	7				0.050.000		1		-	-				
1	sta	rt		8	Yahoo	ol - Mo	ozilla Fi			CS 26	i6 (1 I	unread			3 V	Vindo	ws Exp	plorer		🙆 HA	ADES E	ditor	0.98f.		🗎 pr	oject2	.odt -	Ope	•	1	VotAw	aveforn	ı - Pair	nt (<)	W 1	X E"(🔖 🤞		8 불	1	04 PM

Testing:

There were 3 test cases. The waveform matches the truth table and therefore the circuit works. A Out

00000000111111100011001111001100110001010011101

		1.0	2.0
A	00000000 B	X 00011001 B	X 01100010 B
Out	(11111111 В	X 11100110 B	X 10011101 B

A + Not(B)+Cin:

Description: The A+Not(B)+Cin function takes in two 8 bit values A and B as inputs, and a single 1-bit input Cin. The B input is sent through a not function which implements the inverse of B as the output. The output from the not function is connected as one of the inputs of an 8 bit Adder. The A and Cin are also connected to the 8bit Adder which adds the values of A and Not B taking into account Cin. The outputs of 8-bit Adder connect to a single 8-bit bus, a 1-bit Cout, and an overflow output.

20 H	IAD	ES E	dito	r 0.	98f	(08	02.	06)	A	+ noi	tB+	Cir)															,						·																			a 🗙
File	Ec	lit '	/iew	L	ayer	s s	igna	als	Exp	port	0	ptic	ns	Del	bug	Н	elp																																				
all	201	2/08	266	(proj	iect/A	\+no	tB+(Cin.ł	nds	ru	ın f	or s	pec	fied	tim	e in	terv	/al																																			
i.		14.5		15.0		15.5		6.0		16.5					.s		8.D	1	8.5		9.0		9.5					 .5		1.0		.s				.s	113.		113.5	l	14.0		14.5		5.0				. D	116.5	сI	17.0	
, 111																																												10				·					- min
2.5	•						10	48 8	34			133		88			8 - 4	8 8		1				43 		10	433	894 	54				÷		10	13	33. 	4						433	84	-				10		8 8	2.53
3.0	•				26 		430 472	-68 -8 -0	94 - 1 24					26				8 8 .					*	-		43 43	455	34	24		10	*	10		43 40	48	39		92 - 2 10 - 10	с э 	6 96 			-65	34	-					10 4 	8 4 	
1111		-					*5 73			а : а :								· ·					-			** 72						ас 12	25		13		е. Б		 										а. 2		15 1 12 1		
3.5																								ан ж																					50 59								
2 <u></u>													15	15									•	15		-										18								10	87								
4 .D		-							_			-	2	<u>ن</u> ې	8	3		8 95				8	2	ė.		10	132	33	82		1	8	10	12	58	12	8		: :				10	12	33		3	\$	<u>ی</u>	s: 7	s: :	18 T	
in the line of the	6)1	10	0	10	0	B	; ()	-	A												1	125	25	28	135	22	8	3	4	6	hit	Add	or						8 18	2	15	25	F	1.0	150502	040517	52.52 Z	0.00			31
4. <u>5</u>		-		111.5	1011225				_		1	10	2	12	2	1	8 4	e 8.					-									A	OILZ	Huu	CI.				F							1	10	00	01	11	E_E	B	M ·
ينا بينا بينانين ساينيا بينانين		0				0	-	. /	-		в	33		I	not.	A		<u>.</u>	1				1	1	Г							B						Carn			1			•		-501	ut _						- 34
	E	U	01	1	10	0_	В		2				192	1	4							Out					- 23	33	T			1°	arry	In				Over	flow							9	Sc	out			23 - 8 	8 8 	
5.5-							*2										2		53					ал 22	е 10	** **	-	89 83	1						-2								15		D	QVE		N	low		15 X		
1							Cin	C	7	,	Cin																	+		æ		ŝ	2			-		8						-	L		/~						
6.D					8							85	15	15	2			s 9;		: 8				15			-	87	e:		8	3				-								-	32	82							
in the			\$	8	8	10	1	102 3	8		2	12	<u>8</u> 2	<u>ن</u>	8	8	2 1	8 95				8	2	\$\$	23	88	132	35	-	-		8	8	83	10	12	8			8 8			88	102	55	-	3	\$	<u>ن</u>	8	a .	s 1	
6. <u>5</u>	•	2		2	÷	20	25	25 3	2	3	1	1	÷	÷	23	1	ŝ	8 29		3			1	ŝ;	25	25	13	22	22	3	4	4	23	23	25	25	2	3	8 - S	3	1	2	15	25	22	82	17	4	÷.	21 - 2	15 1	8 8	6 81
- Inde	•	9			2	1	10	<i>3</i> 2, 3	S.			2	2	2		1	6	8 8.		. 8		1	2	12		18	12	S.	10	1	1	2			28	17	3			3 3				22	35.	3.	12	9	2	11		0 2	6.84
7. <u>D</u>	•				25		10	73 S	3 .	4	1	12	25	25		1	8 1	S 33		9		8	1	25		10	233	85	19		28	2		÷	13	73	37 .	9	•	8 8	8 90	1	1	439	35	12	3	10	2			8 8	8 34
7.5	•					-	13 	-91	•	8 I	8	2				8		8 8 .				8)				13 	- 20	8 .	22				20		19 	-							- 13	- 69	84 	22 	12			80 8 	23 8 	88	
111					ас 27		13 73	-0.0		98 - 1 14 - 1	28 27												ж 2			** 73		29 25	22				20		13	е 		a 3	a s a s										ас 12				
(2	5800),13	800)]	L23.	23%		(~						- 23°				a				:::	22	- 25	03			11		60	:2	38			<u></u>					- 38	235			~	<u>^</u>				
VH	IDL			-	i	k	M	11	*)		1			5		•) t=	4.0	00,0	000,	000,	000																											
	-	-			in .	30.50			20010000		T			20.000	1				-		2007044	0.000	02000-2		-			710-2-		atott		-				10000	_	1. 2		00000		142-122-124		1	-								
1	st	art			0	Yaho	- !0	Mozi	lla Fi	ĥo.		۳	CS 2	56 (1	uni	ead))			8 Wir	idow	s Exp	olore	ar -		i F	IADE	S Ed	litor ().98f	006	E	proj	ject2	.odt -	Ope	00)		A+I	NotB-	+Cinw	avef	0.00	(¢)	5	8 .)	K 2%	×.	6	*		1:1	15 PM

<u>Testing:</u>

There were 3 tests. The waveform matches the truth table and shows the test work and therefore the circuit works.

A	В	Cin	М	Cout	Overflow
0000000	00000000	0	11111111	0	0
00000001	00000000	1	0000001	1	0
01100100	10011100	0	11000111	0	1

444		3.0
А	00000000 B X 00000001 B	X 01100100
В	00000000 B	X <u>10011100</u>
Cin		
М	UUUUUUUU B ¥11111111 B ¥ 00000001 B	<u>X 11000111</u>
Cout		1
Overflow		

<u>A + B + Cin:</u>

Description: The A + B + Cin function adds two 8-bit values together taking into account a 1-bit carry in. The function uses two 8-bit busses A and B as inputs which connect to an 8 bit Adder. The 1-bit Cin also connects to the 8bit Adder. The function of the 8bit Adder adds the values of its inputs together, and results in an 8-bit bus output M, and two single bit outputs, Cout and Overflow.

🔊 н	ADES	E dito	r 0.9	98f (O	8.02	2.06)	A+E	B+Ci	in																																- 6	X
File	Edit	View	i La	iyers	Sig	nals	Expo	ort (Optic	ons	Deb	ug	Help																													11
p/Fa	II 201	2/082	266/p	roject/	A+B+	⊦Cin.h	ds	run	for s	spec	ified	time	inter	val																												
in I	uul	7.0 li	шĨ	7.5 111111	l	8.0 11111		8.S	Luu	19.0	ulu		s Tulu	ωť	0.0 11111	al?	o.s	шĽ	1.0	шľ	1.5 11111		2.D	112	.s Tulu		 		s Li Liu	ult			s ulu		Ulu		s ulu	16.	•	16.5	s uluu	
- The second sec	1	- 35	3	45	1	1 35			25	13	85	132	65	13	83	52	65	42	35	92	85	13	83	32		12	83	a	85	10	85	15	12	32	13	15	33	8	13	14	12	
3.5			14			a 19.				73	5 .	17.			62	12		73	5.	19.				19.		23		196		23	5.	-			•3	14				54		
4.0																																										
- T																							5.7						÷										1.0		·	
	4		~	~ 4	~	~	-	1	7		Å				83			83	F	8bit	Add	der				23			8	1	32	14				~ ~			_	-		-
<u>+.s</u> -	Ð	11	0	01	00	ງ	В	(\mathcal{Y}	-										A						F								1	1(00	10)()(ງ_	B	>M	
·	1						5				32	12	Г						-	В					Car	TYOL	it 🖷				87	2		-29	ut							
<u>5.0-</u>	Г							_	1	+	B	12		25	22				-	Carr	yln				Ove	erflov	v 🗕						1	\mathcal{I})c	out	1	11	20	82	÷.	2
s.s	0	11	0	01	0(C	В	())		U			10	32		65	83	2									9	1	10	35	14			orflox		12	£	73	14	72	-
s.s=	L		1948/9422	and ou				0-			8	18		6	-	18		63	69	25	<u>(4)</u>	83	68	18	14	e.	8	8	L					Bye		ver	flow	(·	-	13		8
1 H		87	2		1				_			12		19		12	15	12	82	12	18	18	37	82	15	13		82	15	53	87		_				8	<u>.</u>	-		a.	
6.0	2	12	12	4	2	C	in	())	×	Cir	ו או	1	12	- 23	12	8	22	22	3	8	28	191	12	Q(10	221	3	Щ.,	22	22	8	1	21	25	81	1	11	25	8	4	2
T T		- 12	3	5	1	1 12		-			25	12	33	12	83		12	23	35		85	10	33	1	83	10	83		85	20	85	11	12	20	13	12	13		23	1	72	
6.5-						1 12	12			73	5÷	12	10	10		12		73	55-	12	R.	73	52	12.	(k)	23	52		10	23	5.	54		81	-3	53	1.57			54		
7.0																																										
													Ť.								, in the second s				Ť.				Ť.													
1 1		: 374 Internet								12	- 25	3		8	- 5			13	- 23				82	34	35	10	85			12	85				10	-	18		.8	-		
_		12000	10	60.15	*	•				-		-		_	_	_	_		_	_	_	_			_	_		_	_	_	_	_	_	_	_	_	_	_				•
VH	DL		•	i	H	11	*			1		S		•		e t	= 5.00	0,000	0,000	,000																						
94	stai	t	3	🙂 Ya	hoo!	- Mozil	hue.) cs <u>a</u>	266 (1 unre	a		3 Wir	idows	E	- 8	HAD	DES Ec	litor		🛃 HA	DES V	/avef	. Í	a o	oject:	2.odt -		1	A+B+	Cinwav	/e	R	20	1.1	e))	1. 2	81		1:21	PM
													I													-				-							~					

<u>Testing:</u>

There were 4 tests. The waveform matches the truth table and shows the test work and therefore the circuit works.

A	В	Cin	Μ	Cout	Overflow
0000000	00000000	0	0000000	0	0
00000001	0000010	1	00000100	0	0
11111010	11111011	0	11110101	1	0
01100100	01100100	0	11001000	0	1

			2.0	3.0	4.0
A		00000000 B	X 00000001 B	<u>Ж 11111010 В</u>	X 01100100 B
В		00000000 B	<u>Ж 00000010 в</u>	Ж 11111011 В	X 01100100 B
Cin				1	
М	<u>C00000000 B</u>		<u>X 00000100 B</u>	<u>Ж 11110101 В</u>	<u>X 11001000 B</u>
Cout					
Overflow					
	1				

<u>A xor B:</u>

Description: The A xor B function shown below takes two 8-bit binary numbers as inputs and sends each bit through an xor gate which results in the corresponding 8-bit binary number. Each bit results in a true output (1) if one, and only if one or the other, of the inputs to the gate is true. The circuit design uses two 8-bit busses that each connect to an 8-bit expander. The expanders then connect

to 8 XOR gates which connect to the an 8-bit Merger. The Merger connects to an 8-bit output bus that displays the result of the A xor B function. The waveform shows a test case that verifies that the circuit functions correctly. When input A is 00000001 and input B is 00000010, then the output of the A xor B function.


7961																																				_			_		
		2000	itor () iew l				18. S		Ontin) - h - u																												Ŀ	Ð	\mathbf{X}
0.025.055																																									
-			2/082																		1																				
in	<u>n</u> hn	ող,	5.0 பபடி	шļ	.0 	щĽ	.0 		<u>n</u>	ىنلىت		щü	.¤ 111111	ц <u>н.</u>	, Thur	12.1		13.0	۰۰۰			5.0 11141	ئْلىت	.¤ 11 11	<u>цШ.</u>	ப்பட		.» Liti	щů	.» uļu		ப்பட	121.	ů ļu		<u>u</u> luu	123.1	, Thur	24.0	huu	μĒ
		25	33	4	21	23	12	Q.	25	-	1	28	12	4					7 *-	X	IOR2	33	4	21	25	12	2	28	-	4	18	21	12	21	13	12	2	25		2	-
2.0-			64		70	84			23	12		13	65	34		- 23		. 3	.))	>	¥.	84	14	- 20	43		12	13	13		23	64		20	43	58	22	11			
																			AIS	x	OR2																				
3.0		85			50 00	32	100	21 22		10	10	85		1.0						>	۷	32	15	- 5	16		21 22	8.5 80	112	18		32		85 10	500 600		21	8.6 805			
1	÷	15			-	-			10					17		10			-12	v	OR2	-								14	25	55	-			-		215			1
		13	62	12		84			48	-24	12	17		vs [-	5	Ye		1						14	13	10	85			233	12	4	17	14	12	-
4 <u>. 0 -</u>		8			30		68	×	-0	1	18	53	,	14					• <u> </u>	/							T I		83		8	8	18	80	-	13	×.	83	8	•	6
		22	33	1	• 4	000	0000)1_B	0		1	55		Y2 Y1					1 *	X	IOR2		3	A	7 A6 A5	A4 A	3 A2 A	1 A0		1	53	33	3	22	12	3	٢	22	82		
s . D =	2	2	- 25	- 52	21	_			-		82	28		Ext	arderV	ertical	1		▫╢	/			ŝ.,	Ľ					Merge	Bits	28	84	102	23	12	192	2	20	5	2	
101		8		×			000	11_B	0		12		3	_			4		7	X	OR2		×	30								-	0000	0001	0 B	M	8	8	8		
6. <u>0</u> -					63		12	15	10		8	10	,	16					.)	\geq	-Y-		-		-15		15			8											
		25	- 23	4	21	23	12	4	25	-	4	28		14										28	25	12		28	33	4	28	23	12	21	23	12	2	25		2	
7. <u>0</u>					20		15		20.			- 22		13					7	X	IOR2				20			-	-		-	-	12		23	15	22	-			
														Y1 Y0			-		•//	/																					
8.0			- 82 			832 		21	13		18	15		Exp	anderV	ertical		- 12	7	X	IOR2		Î		100		11 	55 	2.5	18	*5 	82			528 100		*	5.5 			
	÷	1			20	22	12	1	20	-	4	20	87			233	1	2 14	•	>	×.		1	40	20		0	191	32	2	10	572		25	10			10	112		1
			- 85	12	×.	85	1	÷5	78	12	12	13	83	12		733	1L		71 1	X	OR2	85	1		23		25	13	10	12	12	85			275		25	10	14		-
9. <u>0</u>		8	0		33	0	07.	<u>.</u>	-	68		83		1	80	-	-	<u>.</u>	.))	>	¥			80	-0	0	1	8	83		83	0	68	80	-0	88	•	83	3	•	
		22		1	10	33	22	÷	12	1	1	22	S7	1	8	12			-IL	-		33	1	10	122	:	÷	58	32	1	1 22	37	3	85	132	3		55		1	
(3	5000,	,222	:00)	78.	96%	4																																			.]
VI	DL		-	i	H		H		•	1		s	-			t= 3.0	00,00	0,000	,000																						
-			1	1.000			inging we	0.000000	T					The				0000101	-			a 1980-0		117		4000000		110340305	- 1	-	0051020		10000 V			-					
1	sta	int	3	0	Yahoo	o! - Mo	izilla Fi	refox		CS 2	266 (1	unrea	d)	1	📄 3 V	Vindov	vs Explo	orer	1	🔉 HA	DES Edi	itor 0.9	i8f (🎒 HAI	DES W	/avefo	rm Vie	1000 C	- W -	AxorBv	vavefo	orm - P	aint			States and a second	6		1:27 P	М

<u>Testing:</u>		
A	В	Μ
0000000	0000000	0000000
00000001	0000010	00000011
00000001	0000011	00000010

	8.0	9.0	10.0	11.0	12.0	13.0	14.0	15.0	16.0	17.0	18.0	19.0	20.0	21.0
A	00000	Abort of the Control of Control o	X 00000001											
В	00000	, 200 в	<u> </u>	В									X 000000	11 B
М	00000	200 B	X 00000011	В									X 000000	10 B

<u>A and B:</u>

Description: This circuit is a basic A and B function that takes two 8-bit binary numbers, and implements a logical conjunction between the two. This means that an output 1 results only if both the inputs to the AND gate are 1. The design uses two 8-bit busses that each connect to its corresponding 8-bit expander. The outputs of Expanders of A and B each connect to 8 AND gates. The output of each AND gate then connects to the 8-bit Merger which connects to the final 8-bit binary bus output of the A and B function. The waveform makes this circuit valid by showing that when input A is 00000011 and input B is 00000101 the resulting output is 00000001 because both the of least significant bits of A and B are the same. This is the A and B function.



<u>Testing:</u>

A	В	Μ
0000000	00000101	0000000
00000001	00000101	0000001
00000011	00000101	0000001
00000101	00000101	00000101

).0 		1.0	2.0	3.0
A		00000000 B	X 00000001 B	<u>Ж 00000011 В</u>	<u>X 00000101 B</u>
В				00000101 B	
M	(00000000 B		X 00000001 B		X 00000101 B

<u>A - 1 + Cin:</u>

Description: This circuit takes an 8 bit input A and subtracts 1 from it and then adds Cin. Basically if Cin is 0 it does A-1. if Cin is 1 the result is just A. This circuit is build using an 8 bit adder with one of the inputs fixed to -1. The ouput is the 8 bit result M. While this circuit uses the 8 bit adder, it will never overflow.

10 10	55 55	12	10 1 10 1	; ;; ; ;;		52 52		8	3	15	<u>6</u> 1	13	18			8			8	8 8	8 8		*	5			_				ļ	5 5		18	10			0	00)0(01	00	0_1	B	>M
	50 50	10) 201	10 S 25 S				00	00	00	1(00	E	3 (\bigcirc	e A		-	-	4 10	Ц	21	21									t				12 25	12					out		2 <u>-</u>		1
25	25	15 23				+	5 62 81	а 8	а 22	84 12	21	Cir) in			*		21	21	25 24			34	8.	12	152	8			21	- 20	15	15 15					Iow	S.	а – 2	9 12	2
	13	23	70 J	5 (S		3	12	12								5	13	3	12	33	÷		27		8 8	32	12			12	12			13	13	23				·		72		÷.	
12 53	13 53	20 40	- 70 - 2 - 10 - 1	5 55 5 53		а 33		12 14				12 53	10 63	70 S 40 S	1 (1) 1 (1)	3 9			ж. Ж			н 20	13 13	22 53		3 9	93 (2	а Э		12 14	ж (10 10	20 40	73 49	83 - 1 64 - 1	84 - 1 64 - 1		а 18	a i		а. Ж	a. A	2 2
\$ 3	89	8	•	a (3		68	9	8	×	×	20	13	i)	•	• •		8	8	э. 			20	8	8	• •	8	8	8		×	ж)	е х 		8	8	-0	9 I	8 - I	a 1	8	08 () 	×	ж	÷	
		Т							Т		Т		Т	3	2 82		13		12	<u> </u>		30 30	200 200	53	10 12	82	1		8				3	5	53	53	52 I	82		3	3	13	81 - E		2
		L			1	-	1		1	-	1		•	- V- 	: 0: : 0:		2	а а		99 28	20 10	ж. 20	6 3	8 8	10 07 10 07	82 82	а 8	а п	а П	•	18 1 27 1	e e s e	•	8	12	- 12	82 (87	82 - 1 97	8 1 8	а 19	а : а	18 27	а: 15	81 15	
541	\$1	10.	10. 10										18	52 S	6 (3)		8	3	10	*	10	1	10	20	10 10	10		3	3	1	8	s - s	10	10	12	12	99	87	1		1	1		8	8
		50) 25)	10. S 26. R		•									52 5 25 2	())) ()))	10		3	43 47	4 12	1			10 10				2	2	10 12			1		10) 201	162 265	99 29			3		3) (2)	•	8 8	2
22	28	135	18 3	1	0	-								25.3	1 23	82	3	32	÷.	÷.	25	23	25	28	15 13	22	22	33	33		\$ - B	8 8	28	25	25	23	23	22	8	3	2	÷	32 2	84 1	25

<u>Testing:</u>

There were 3 test cases. The waveform matches the truth table and therefore the circuit works.

A	Cin	М
00000000	0	11111111
00000011	0	00000010
00000011	1	00000011

).0 L 1 1 1 1 1 1 1	1.0	2.0	3.0 4
A		00000000 B	<u>Ж 00000011 В</u>	
Cin				
М	UB	<u>Ж 11111111 В</u>	<u>Ж 00000010 В</u>	X 00000011 B
Carryout				
Overflow				

<u>A + Cin:</u>

Description: This circuit performs the function A+Cin. Basically if Cin is 0 the result is A. If Cin is 1 the result is A+1. This circuit is built using an 8 bit adder with one of the inputs fixed to 0. The output is the 8bit result M. This circuit will never overflow.

		00	0001	10 F		A	 	12			35. 37	10 0 10 0	81 82	2	2 3			a az	3. 27	60 60		,					82		20		
× 9	•		<u> </u>				о <u>,</u> к	68	•	• •	÷	е з									×		-	• (00	00	01	11	۱	B	M
	10			· · · Cir		Cin			10		97									1				<mark>р</mark> е	akryc	out Carry	/out	12		: :	
N 13	-		60 XX (X	а в		Ļ														+			8	-	/			•	30	a o	;
	10						 		10 I	н н. Н н.		22 25		75			15		23		-	81			\geq)verf	flow	73 25	е : 1	а а а в	1
a a	-	<i>n</i> a	9 K A	82: 83			a 12 a		125		82	8	8	58	æ	13	53 3		832			2			13			-53			ŧ
80 (B	-		e v u	9 K	96 98 - 6		а е ж	08	8		69 S	+	8		•	8	-	0 08	÷.	20	×	8	83		-0	•	0X	8	20		
						/			1				84 82	20		84 82			23. 32	20		a 7	20 12	8 8 8 8	20 10	97 15	а а	10			,
\mathbf{V}		\bigvee	\vee	\vee	. \		\checkmark		\vee	×	\vee		8	63	×.	8	-0	0 02	.	8	×	8	6	a a	-0		Ω.	8	8	a e	
2	<i>.</i> 6	2 4		31 B	8 2		86	12	19		35 .	18	8	28	2	8	22	8 19	33 .	20	92 - S	5	3	9 9	22	2	12	23	<u>1</u> 1	12 33	
			12	87 B.			8 18	12	10	8 8	37	8	82		3		10	9 12	87		8	8	10	8 8	10	8	12	10	2	12 SZ	
	•							- 12		. 4	8 .	83 20	8	83	9.6 40	8	-93 - 1 20 - 1	8 8 		81 10		8	83 10	ж. 8 12 го	•3 	94) (1)	68. 	•3 20	30 10	а 6 а а	t c
	1.5		<u> </u>									22																		 	
8 - 8 8 - 8							ar 80 (2)	36	ф(— -	en 121	369	-	23 23	80 88	62 81		100 - 2 128 - 2		309 852			00 57	80 - 1 58 - 1		50) 533	8	2	600 528	л: В	a 9	ċ

Testing:

There were 2 test cases. The waveform matches the truth table and therefore the circuit works.

A	Cin	Μ
00000001	0	0000001
00000100	1	00000101

).0 	1.0	2.0 5
А	01111111 B	К 00000001 В	<u>X 00000100 B</u>
Cin			
М	UB)	К 00000001 В	<u>X 00000101 B</u>
Carryout			
Overflow			

<u>8 bit adder:</u>


An 8 bit adder is a device that can add two 8 bit binary values. The output is 8 bits along with a carry out. The carry out is needed because its possible that the sum of two 8 bit numbers could be 9 bits. The carry out is the most significant bit, in this case the 2^8 bit. The carryout is ignored when overflow is 0. When overflow is 1, the carryout is used and the result is 9 bits. The adder is constructed using 8 full adders.

Inputs:

X1, X2- the two single bit inputs to be added CarryIn- the single bit carry from the previous adder

<u>Output:</u>

S- least significant bit Cout- the carry out, most significant bit



<u>Testing:</u>

For testing I tested 1+1, 100+100, -100+-100, and 5+-7. These test were done to show that the adder works and the carryout and overflow activate properly. The waveform shows the circuit works.

A	В	Μ	Cout	Overflow
1	1	2	0	0
100	100	200	0	1

-100 -100 56 1 1

	1.0	2.0	3.0	4.0
A	(1	×100	×156	×5
В	(1	X 100	X 156	X 249
F	K2	X 200	X 56	¥ 254 X
nO]
Overflow]

Full Adder:

A full adder is a device capable of adding 2 single bits plus a carry from the previous bit. It basically can add 1+1+1. The carry out from one full adder can be connected to the carry in to another full adder and produce a multipul bit adder.

Inputs:

X1, X2- the two single bit inputs to be added CarryIn- the single bit carry from the previous adder

Output: S- least significant bit Cout- the carry out, most significant bit

2 HADES Editor 0.98f (08.02.06) unnamed		- 7 X
File Edit View Layers Signals Export Options Debug Help		
Desktop/Fall 2012/CS266/FullAdder.hds Please select a command.		
in [1.0 11.5 2.0 [2.5]2.0]3.5 [4.0 [4.5]5.0 [5.5	6.0 6.3 7.0 7.5 8.0 8.5 9.0 9.5 10.0 10.5 11.0 11.5 12.0 12.5 12.0 12.5 13.0 13.5 14.0	14.5 15.0 15.5
••••••••••••••••••••••••••••••••••••••		
	i4	
	· · · · · · · · · · · · · · · · · · ·	
2,53	⁵	
1. <u>1</u>		
•.33 		
3.3 		
(12000,11400) 110.20%	m	
	t = 403.742,999,999,999	
🛃 start 🕘 CS 266 - Mozilla Firefox 🛛 🗁 Project1	🔯 HADES Editor 0.98f (📄 sclevel2.odt - OpenO 🦉 fulladder - Paint	🔦 🔊 1:11 AM
		1

Testing: This is a simple circuit so I was able to test all possible inputs. The waveform matches the truth table.

X1	X2	Cin	S C	out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

	0.0	1.0	2.0	3.0	4.0	5.0	6.0	7.0
X1								<u></u>
X2								
CarryIn								
S								
CarryOut								

Part 1a: 8-bit 4 to 1 Multiplexer:

Part 1a - 4 to 1 multiplexer with 8-bit bus


A 4 to 1 multiplexer selects one of 4 inputs based on the input of a 2 bit selector. For each of the 4 possible bit combinations of the selector it passes the appropriate input to the output. For this particular multiplexer, the inputs and output will be 8-bit busses. In order to simplify the passing of the value from input to output, 8 bit tri-state buffers are used. The tri-states are enables by the selector bits.

Inputs: S0, S1- selector bits I0, I1, I2, I3- 8 bit busses

Outputs: Output- 8 bit bus

Gates:

AND- 4 NOT- 2 TRI STATE- 4



<u>Testing:</u>

I tested to show that each of the 4 bit combinations of the selector S0 and S1 passed the appropriate input bus to the output. S0S1=00 should pass I0 to the output, 01 should pass I1, 10 should pass I2, and 11 should pass I3. For this test I made I0, I1, I2, I3 = 1,2,3,4 and checked that the value was passed to the output.

Truth Table:

- 0 1 x 2 x x 2 1 0 x x 3 x 3
- 1 1 x x x 4 4

	<u>)</u> ,0	1.0	2.0	3.0	4.0
S1					
S0			4		
10			1		
11	-		2		
12			3		
13	-		4		
Output	000	X1	Ж2	ЖЗ	Ж.4

4 to 1 Multiplexer:

The 4-to-1 multiplexer takes 2 selector inputs, S0 and S1, and 4 single-bit inputs, I0, I1, I2, and I3. Each input combination of the selectors allows one of I0, I1, I2, or I3 to pass to the output Y.

For testing, there are 64 possible input combinations but I think it is only necessary to test 8 in order to determine that the circuit works. For each bit combination of S0 and S1 I will test to make sure that it can pass a 1 and a 0 from the proper input. Since there are 4 selector bit combinations and both a 1 and 0 is tested at each one, it equals a total of 8 tests. These test will show that the

circuit can properly implement the function.

Truth Table:

S1	S0	10	11	12	13 Y
0	0	0	Х	х	x 0
0	0	1	Х	х	x 1
0	1	Х	0	х	x 0
0	1	Х	1	х	x 1
1	0	Х	Х	0	x 0
1	0	Х	Х	1	x 1
1	1	Х	Х	Х	00
1	1	Х	Х	Х	11

le E	dit '	View	Laye	rs Si	gnals	Export	Opti	ons	Debug	Help																						
o/Fall	201:	2/082	66/4to	1 multip	lexer.h	ds F	Please	select	a com	mand.																						
		1 ^{5.0}			ulu.	17.0	оłо		шLu		ulu			. Pi	D 1 1 1 1 1	12.0		113.0	Luuľ	4.0) IIIII	116.0		17.0	بتبلت	18.0) 11111	19.0		120.0	<u></u>
-		52	82	3	10		3	10	10	3	12	8	8	13	8	8	18	37 1	n n	37	85		87			10	12	2	10	12	3	10
		10	12	2	10	1	2	12	1	2	13	8	9	78	8	1	28	34		35	-	20	8	67	10	12	12	10	12	62	2	10
		-0		8	-20	8		-23	8		23	8	×	¥3	8	×	¥3	<u>ی</u>	x x	8	14	20	8		21	43	18	20	-8	18	×.	-83
												F		_						Г	_											
			S1		10			_	2)-	_		13							82	-	10	10	20	- 33	12	3	10
3	S1 (<u> </u>		1		•	>>-					-	1			2	1	· 10		-			22			25	12	21				25
	[SD		-		~	29		÷		•	-)			1			-			8	12		-0	88	20	-	13	÷	23
	so (-			1	20-	S.						Γ		12	-	. 11		-			82		4	T	/		·	3		
		25											-	1		_					-			14	-	-	>	—	20	3	-0	>Y
				1				20						\rightarrow	-	-	13		12)	-								17		22
												-		/				12			_											
•		20	9									•								•			22	3		53		<u>, </u>	13	1	2	28
•		15	L		15	<u></u>	<u>.</u>	10	52	<u>.</u>	12	-	-			4	28	· 13		-			22	2	21	25	12	21	15	2	2	25
1		28			78	14	1 1	73	14	ал.	12	14	12	12	-	13	10	35		85	12		53	а		78	3		478	а	8	28
		22		22	12	13	<i>81</i>	12	13		58	13		53		+	53	83:		82:			82			12			53			28
			2					15			12			12				13		23	4		23	3		25		1	15	3		15
180	0 13	800)	90	.79%	4											-)
DL	- / - 0	,000,	_	i 🖊		*	•	1		s	-) t= 46.	624,99	9,999,9	999																
	tart	-			2 - Mozili) 773 5	_	_		_	te invert) eclipse			Co cs	_					0.98f		_	ES Wave		-) <mark>3⁰⁾ 8</mark>	

	form Viewer 0.21							
File Edit Searc	ch Options Help							
	1.	0 2.0	3.0	4.0	5.0	6.0	7.0 8.0	
S1							- 2.	
SO								
10								
1 2								
12								
Y								
							, <u> </u>	
8								
								•
	•				1			•
Q 79 4 6	Q Q Q Q Q Q	Time: 6.850,374,843,688 Va	lue: 0-000-000-000-000-000					
/unnamed/Y		-						
🐮 start	CS 202 - Mozilla Fir.	🕘 773 516 4100 - Yah	3 state inverter - Y	🗀 eclipse	CS266	HADES Editor 0.98f	HADES Waveform V	8:46 PM
						The second secon		

References:

Mano, M. Morris, and Charles R. Kime. *Logic and Computer Design Fundamentals*. 4th ed. Upper Saddle River, NJ: Prentice Hall, 2007. Print