# Accelerating Insights... In the Technical Computing Transformation

### Dr. Rajeeb Hazra


Vice President, Data Center Group
General Manager, Technical Computing Group

June 2014





# TOP500 Highlights





Intel<sup>®</sup> Xeon Phi<sup>TM</sup> in Jun'14 list

**#1**—TOP500 system

**#1**—Intel® Xeon Phi<sup>™</sup> Total Rmax > GPU's Total Rmax

**427 of 500 (85%)** of all systems **111 of 114 (97%)** of new systems



Use Intel processors

PRACE ISC Award—2014


1st Sustained 1PFlop Real Science Performance on an IA-based System



### The Democratization of HPC...

A 20 Year Retrospective







Pioneering Science

High ROI Industry Innovations





# HPC's Next Stage

### New Usages



**3D Printing** 

### **New Access**



**HPC Cloud Service** 

### **New Models**



Crowdsourcing



# Technology Waterfalls from the Top



% of sockets sold

Performance Waterfall\*
#1 Top500 System to Single Socket

**6-8** years #1 to #500

**~9** years #500 to Single Socket


\*plus.....similar waterfalls for other capabilities in areas like fabrics, storage, software, ...



Source: Top500.org and Intel Estimate of Top500 sockets as % of sum of analysts reports of HPC and branded Workstations sockets. Performance waterfall timelines based on TOP500.org statistics (#1-#500) and Intel estimate (#500 to projected Intel Knights Landing)

Other brands and names are the property of their respective owners.

# Unabated System Innovation At The Top





# Unveiling Details of Knights Landing

(Next Generation Intel® Xeon Phi™ Products)





**Platform Memory:** DDR4 Bandwidth and Capacity Comparable to Intel® Xeon® Processors

**Compute:** Energy-efficient IA cores<sup>2</sup>

- Microarchitecture enhanced for HPC<sup>3</sup>
- 3X Single Thread Performance vs Knights Corner<sup>4</sup>
- Intel Xeon Processor Binary Compatible<sup>5</sup>

Intel® Silvermont Arch. Enhanced for HPC

**Integrated Fabric** 

**Processor Package** 

#### **On-Package Memory:**

- up to **16GB** at launch
- **1/3X** the Space<sup>6</sup>
- **5X** Bandwidth vs DDR4<sup>7</sup>
- **5X** Power Efficiency<sup>6</sup>

Jointly Developed with Micron Technology

All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice. ¹Over 3 Teraflops of peak theoretical double-precision performance is preliminary and based on current expectations of cores, clock frequency and floating point operations per cycle. FLOPS = cores x clock frequency x floating-point operations per second per cycle. ²Modified version of Intel® Silvermont microarchitecture currently found in Intel® Atom™ processors. ³Modifications include AVX512 and 4 threads/core support. ⁴Projected peak theoretical single-thread performance relative to 1³ Generation Intel® Xeon Phi™ Coprocessor 7120P (formerly codenamed Knights Corner). ⁵Binary Compatible with Intel Xeon processors using Haswell Instruction Set (except TSX). ⁵Projected results based on internal Intel analysis of Knights Landing memory vs Knights Corner (GDDRS). ³Projected result based on internal Intel analysis of STREAM benchmark using a Knights Landing processor with 16GB of ultra high-bandwidth versus DDR4 memory only with all channels populated.



### **Announcing**

## Intel® Omni Scale—The Next-Generation Fabric

- Designed for Maximum Scalability
- Rich Set of Programming Models
- Flexible Configurations
- End-to-End Solution

### INTEGRATION



Starting with Knights Landing



Future 14nm generation













Intel® True Scale Fabric Upgrade Program Helps Your Transition



### The Future Is Here

Knights Landing Supercomputer...the 1st of Many



System name: Cori

>9300 Knights Landing nodes



Next Generation Intel® Xeon Phi™ Products (Knights Landing) "..a significant step in advancing supercomputing design toward the kinds of computing systems we expect to see in the next decade as we advance to exascale."

Steve Binkley
Associate Director of the Office of Advanced Scientific
Computing Research

"Cori will provide a significant increase in capability for our users and will provide a platform for transitioning our very broad user community to many core architectures."

> Sudip Dosanjh NERSC Director



**ROTOR** OPENMP/ Quantum **AMBER** WRF **VISIT VASP** UTBENCH **NWChem** MPI GADGET. **AVBP** NEMO5 Modernizing Community Codes... Together (Large Eddy) **MPAS Intel® Parallel Computing Centers** Blast Mardyn **BUDE MACPO** CESEYO) University of BRISTOL CAM-5 **CASTEP** CSCCastep GTC THE UNIVERSITY Stanford University **CESM** GS2 University of Colorado Boulder Plus... User Gromacs CFSv2 Georgia Tech **Groups** BERKELEY LAB **Forming** 

CliPhi (COSMOS)

CIRCAC

**COSA** 

Cosmos codes

**DL-MESO** 

DL-Poly

ECHAM6


FrontFlow/Blue Code

**GADGET** 

**GAMESS-US** 



**GPAW** 





### **Legal Disclaimer**

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to:

Intel, Intel Xeon, Intel Xeon Phi™, Intel® Atom™ are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries.

Copyright © 2014, Intel Corporation

\*Other brands and names may be claimed as the property of others.

Intel does not control or audit the design or implementation of third party benchmark data or Web sites referenced in this document. Intel encourages all of its customers to visit the referenced Web sites or others where similar performance benchmark data are reported and confirm whether the referenced benchmark data are accurate and reflect performance of systems available for purchase. The cost reduction scenarios described in this document are intended to enable you to get a better understanding of how the purchase of a given Intel product, combined with a number of situation-specific variables, might affect your future cost and savings. Nothing in this document should be interpreted as either a promise of or contract for a given level of costs.

Intel® Advanced Vector Extensions (Intel® AVX)\* are designed to achieve higher throughput to certain integer and floating point operations. Due to varying processor power characteristics, utilizing AVX instructions may cause a) some parts to operate at less than the rated frequency and b) some parts with Intel® Turbo Boost Technology 2.0 to not achieve any or maximum turbo frequencies. Performance varies depending on hardware, software, and system configuration and you should consult your system manufacturer for more information.

\*Intel® Advanced Vector Extensions refers to Intel® AVX, Intel® AVX2 or Intel® AVX-512. For more information on Intel® Turbo Boost Technology 2.0, visit http://www.intel.com/go/turbo

All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice.

#### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors.

These optimizations include SSE2®, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

