An Efficient Design Approach of BCD to Excess-3 Code Converter Based on QCA

Katikani Karthik⁽¹⁾ B.Tech, Student Department of Electronics and Communication Engineering N.B.K.R. Institute of Science and Technology Vidyanagar – 524413, India

Abstract— A new hierarchical design is built by using Quantum dot Cellular Automata (QCA) [1] [2] [7] circuits. Now a day, the world is running towards the digital life and meanwhile the electronic devices are becoming very lesser in size. Presently, the digital circuits are implementing through one of the high performance complementary metal-oxide semiconductor (CMOS) technologies i.e. Nanotechnology. Quantum dot is a Nano-scale device and ultra-low power consumption compared with transistor-based technologies, it's a very powerful tool which intern makes the design smarter to the further level i.e., Quantum dot Cellular Automata (QCA).Quantum dot Cellular Automata is one of the emerging technologies and it is a new architecture which transfers information only through the interaction between the cells. This paper represents the fundamental concepts of QCA which also includes the basic cells, wires and its types, majority gates, clocking levels, basic logic gates and its significance. The main motto of this project is to introduce an efficient design approach of BCD to Excess-3 code converter which is having nine (three input) majority gates, two inverter gates, in which combinedly includes 164 cells had been implemented and better simulation results are obtained by making use of QCA designer tool.

Keywords— Quantum dot, Quantum-dot Cellular Automata, Complementary metal-oxide semiconductor, Binary coded decimal, Nano-scale, QCA designer tool.

I. INTRODUCTION

In the past few decades, complementary metal oxide semiconductor (CMOS) is consistently played a vital role in digital designs for achieving the important parameters like implementing high density, high speed and low power consumption in very large scale integrated systems. In general, the CMOS technologies are better to scaling the size and it supports the integration. However, many studies have been predicted that these technologies are fulfilling the fundamental physical limits, but the current technologies are facing more challenging problems. Quantum dot Cellular Automata (QCA) [6] [10] is the better alternatives. Quantum dot Cellular Automata were introduced in 1993 by lent et al, and later experimentally rectified in 1997. The QCA offers a new transistor-less computing paradigm in nanotechnologies. This phenomenon will set to achieve very high switching speeds, extremely low power consumption, high switching speeds. QCA [4] structures are constructed as an array of quantum cells within which every cell has an electrostatic interaction with its neighboring cells. QCA applies a new way of computation, where polarization rather than the electric current, contains digital information. In this fashion, instead of interconnecting the wires, the Quantum cells have to transfer the digital information throughout the circuit. The basic logic elements used in this technology are the three input majority gates, inverter gates, and basic logic gates etc., the other logic structures are designed by using these basic elements.

The paper is organized as follows in section 2, describes QCA Overview, and in section 3, provides the efficient design of BCD to Excess-3 code converter. In section 4 represents simulation results followed by observations in section 5. In section 6, is conclusion and followed by Acknowledgement.

II. QCA OVERVIEW

A high-level [3] diagram of a four-dot QCA cell appears in four quantum dots is positioned to form a square. Exactly two mobile electrons are loaded in the cell and can move to different quantum dots in the QCA cell by means of electron tunneling. Tunneling paths are represented by the lines connecting the quantum dots in Columbic repulsion will cause the electrons to occupy only the corners of the QCA cell resulting in two specification polarizations. For an isolated cell there are two energetically minimal equivalent arrangements of the two electrons in the QCA cell, denoted cell polarization P= +1 and cell polarization P= -1. Cell polarization P= -1 represents a binary 1 while cell polarization P= -1 represents a binary 0.



Fig -1: QCA cell polarization

1. QCA Devices

In a QCA wire, the way of transfer the binary information from source end to destination end just by means of electrostatic interactions between the cells. The propagation in a 90 degree wire is shown in Fig.2.Another one is 45 degree wire is as shown in Fig.3





Ĩ	ĭ⊙ĭ	Ĩ	Ŭ®Ŭ	Ĩ	Ŭ⊛Ŭ

Fig -3: 45 degree QCA wire

2. QCA Inverter Gate

And the inverter logic gate [9] arrangements are two different types in QCA. In that, commonly used inverter is shown in Fig.4a. Another one is larger robust inverter is shown in Fig.4b



Fig -4a: Simpler two cell inverter



Fig -4b: Larger robust inverter

3. QCA Majority Gate

The fundamental QCA [7] [1] logic device, a three inputmajority gate, is shown in Fig.5 from which more complex circuits can be built. In QCA, a three input majority gate consist five cells in that, three cells are meant for inputs and one cell is for output and the centered cell is polarized by as per the given inputs.

M (A, B, C) =AB+BC+CA – (1) Input A Input C Output



Even though, a five input majority gate is also available in this QCA, the structure is shown in Fig.6. May this five input majority gate is mainly used to build complex sequential circuits.



Fig -6: Five input majority gate

4. QCA Clocking

The QCA circuits require a clocking, not only for synchronization and control the flow of information but also to provide the power to run the circuit since there is no external way to provide the power to the cells. Here we are using four level clocking scheme, the propagation modes are represents as shown in Fig.7. This [6] clocking method makes the design of QCA is different from CMOS methodology. In the below figure we can observe that, for any zone clock cycle is having four stages which are framed as Switch, Hold, Release, Relax. Each clock cycle is going to start at their time slots. So, we can say that some lesser delay will be having between different clock cycles.



5. QCA Designer Tool

QCA Designer tool [5] is capable of simulating complex QCA circuits to make more standard. After the circuit was designed in terms of majority gate and NOT gates we need a simulator to simulate the results based on the layout and inputs given to the logic circuits. The most popular simulator used for designing circuits in Quantum-dot Cellular Automata is QCA Designer which is an open source free tool to download. After building the layout in the QCA Designer the layout can be saved and results will be displayed in the form of graphs QCA Designer is the simulation tool used for efficient simulation of QCA circuits. In order to understand the process of working in QCA Designer some of the key features and the functionalities of this simulator must be studied

III. EFFICIENT DESIGN OF BCD TO EXCESS-3

In a BCD to Excess-3 code converter it consists of nine possible combinations of BCD inputs namely B0, B1, B2 and B3 respectively. And the output of the design gives the Excess-3 code namely X1, X2, X3 and X4 respectively. The truth table is depicted in Fig.8. And the circuit diagram of the BCD to Excess-3 code converter is as shown in Fig.9 and the output logic functions in equations (2, 3, 4 & 5)

X4=B3+B2 (B1+B0) - (2) X3=B2 XOR (B1+B0) - (3) X2=B1 XNOR B0 - (4) X1=NOT B0 - (5)

Decimal	BCD	Excess-3				
	B3 B2 B1 B0	X4 X3 X2 X1				
0	0000	0011				
1	0001	0100				
2	0010	0101				
3	0011	0110				
4	0100	0111				
5	0101	1000				
6	0110	1001				
7	0111	1010				
8	1000	1011				
9	1001	1100				
Fig -8: Truth table						

The combinations of input 1010, 1011, 1100, 1101, 1110, 1111, 1111, 1111 are invalid BCD they treated as don't cares.



Fig -9: Circuit diagram

IV. SIMULATION RESULTS

These simulation results are obtained for An Efficient design approach of BCD to Excess-3 code converter using QCA is depicted in Fig.10. From the results, input B0 is giving as inverted output at X1 is depicted in Fig.11. The combination of two inputs B0 and B1 are giving as XNOR output at X2 is depicted in Fig.12.

The combination of B0, B1 and B2 are giving as XOR output at X3 is depicted in Fig.13. Similarly, all the inputs are combinedly doing relevant operations and get output at X4 is depicted in Fig.14.

From the figure-9, the BCD to Excess-3 code converter circuit diagram and their respective outputs are exactly simulated by using QCA designer tool. The goodness in this design is that no distortion occurs in the waveform simulations.



Fig -10: An Efficient Design Approach of BCD to Excess-3 Code Converter



Fig -11: Simulation Results of Output X1

International Journal of Engineering Research & Technology (IJERT) ISSN: 2278-0181 Vol. 6 Issue 06, June - 2017

1000, 12000 max: 1.00e+000 BO min: -1.00e+000 1, 12000 2000 3000 4000.... 1, 5000, . . . 1, 9000, _____10000_______11000____ 1000. max: 1.00e+000 B2 min: -1.00e+000 0, 1 max: 1.00e+000 B3 min: -1.00e+000 0, 1000 12000 max: 1.00e+000 B1 min: -1.00e+000 max: 7.76e-001 X2 min: -7.76e-001

Fig -12: Simulation Results of Output X2

	,,3500	 4000		500	 5000	 5500	 6000	
max: 1.00e+000 B0 min: -1.00e+000		 			 	 	 	
1	,,,, 3500	4000	4	500	 5000	5500	 6000	
max: 1.00e+000 B2 min: -1.00e+000		 			 	 	 	
	,,, 3500	 4000		500	 5000	 5500	 6000	
max: 1.00e+000 B3 min: -1.00e+000					 	 	 	
	,,,3500	 4000		500	 5000	5500	 6000	
max: 1.00e+000 B1 min: -1.00e+000								
	,,3500	 4000		500	 5000	 5500	 6000	لتنتينا
max: 9.51e-001 X3 min: -8.60e-001								

Fig -13: Simulation Results of Output X3



Fig -14: Simulation Results of Output X4

V. OBSERVATIONS

Thus we can confirm that the proposed design functionality matches with the original functionality of the circuit diagram. The scope of this project is to compare the proposed BCD to Ecess-3 code converter with its CMOS counterpart in terms of the area occupied and power consumption and finally we have to arrive at a conclusion. The proposed QCA of an efficient design approach of BCD to Excess-3 code converter consists of 164 quantum cells and the area occupied by these cells in the design of BCD to Excess-3 code converter is approximately 0.252984.00 Sq. Microns. (i.e. 0.25 µm^2). If you consider the CMOS counterpart for this BCD to Excess-3 code converter it consists of a AND gate, two OR gates, two Ex-or gates, and two NOT gates. Along with this there will be interconnects that consumes lot of area. In a simple, AND gate there will be many transistors along with interconnects. So this will increase the area by a large factor. While coming to the power consumption, the excitation used in the CMOS logic varies from 5-12 volts and also interconnects made by copper and current physically travels from one device to other in case of CMOS. The current in inter connects leads to very high power dissipation and thus the devices become more power hungry. The All designs are carefully clocked and were functionally verified using QCA Designer; a layout and simulation tool for QCA. Finally, in Table -1, designs are compared according to number of cells, area, and delay.

Parameter	Value			
Number of cells	164			
Covered area (µm^2)	0.25			
Time delay (clock cycle)	1			

Table -1: Result Analysis of Proposed design

VI. CONCLUSION

A project on An Efficient Design Approach of BCD to Excess-3 Code Converter using QCA have been realized effectively and tested by QCA Designer Tool. In this project we have discussed the basic concepts of the quantum dot cellular automata and discussed the core component of the simulation QCA Designer Tool. By these basic layouts further complicated layouts can be designed with less number of cells and area comparatively. The operation of the structures has been verified according to the circuit diagram. This design works efficiently and produces required results.

VII. ACKNOWLEDGEMENT

It is our privilege to acknowledge our parents as they are giving a wonderful life and investing lots of bucks to their children. We ensure that may all their dreams and hopes come true.

Finally, we would like to convey our hearty thanks to IJERT for providing a fabulous opportunity for us to enhance our latest ideas in the form of publication.

REFERENCES

- R. Zhang, K. Walus, W. Wang, and G. A. Jullien, "A method of majority logic reduction for quantum cellular automata," IEEE Trans.Nanotechnol., vol. 3, no. 4, pp. 443450, Dec. 2004.
- W. J. Townsend and J. A. Abraham, "Complex gate implementations for quantum dot cellular automata,"in Proc. 4th IEEE Conf. Nanotechnology, 2004, pp. 625627.
- [3] K. Walus, G. Schulhof, and G. A. Jullien, "High level exploration of quantum-dot cellular automata (QCA)," in Conf. Rec. 38th Asilomar Conf. Signals, Systems and Computers, 2004, vol. 1, pp. 3033.
- [4] E.N.Ganesh1, Lal Kishore2 and M.J.S. Rangachar, "Implementation of Quantum cellular automata combinational and sequential circuits using Majority logic reduction method,"International Journal of Nanotechnology and Applications ISSN 0973-631X Volume 2, Number 1 (2008), pp. 89106.

- [5] S. Bhanja, M. Ottavi, S. Pontarelli and F. Lombardi, "QCA Circuits for Robust Coplanar Crossing," Journal of Electronic Testing Theory and Applications, vol. 23, no. 2, pp. 193-210, 2007.
- [6] M. T. Niemier and P. M. Kogge, "Problems in designing with QCAs: Layout = timing," Int. J. Circ. Theor. Appl., vol. 29, pp.4962, 2001.
- [7] P.D. Tougaw, C.S. Lent (1994) "Logical devices implemented using quantum cellular automata", Appl. Phys. Vol. 75, pp.1818-1824.
- [8] Kondwani Makanda, Jun-Cheol Jeon (2013) "Improvement of quantum dot cellular automata decoder using inverter chain", Advanced Science and Technology Letters, Vol.29, pp.227-229..
- [9] K.Navi, M.Moayeri, R.Faghih Mirzae, O.Hashemipour, B.Mazloom Nezhad (2009) "Two new low power full adder based on majority-not gate", Microelectronics Journal, 40 (1) pp.126-130.
- [10] J. Huang, M. Momenzadeh, F. Lombardi (2007) "Design of sequential circuits by quantum-dot cellular automata" Microelectronics Journal 38 pp.525–537.