



# Analog IC Design 2010

**Lecture 7 – CAD tools,  
Simulation and layout**

Markus Törmänen

Dept. of Electrical and Information Technology

[Markus.Tormanen@eit.lth.se](mailto:Markus.Tormanen@eit.lth.se)

*All images are taken from Gray, Hurst, Lewis, Meyer, 5th ed., unless noted otherwise.*





# Contents

## Simulation:

- Netlist
- Transistor models
- Process corners
- Example

## Layout:

- Design rules
- Comparing layout and schematic





# Simulation - Netlist

Netlist and schematic

- Component models




Fig. 3.43 Circuit for Example 3.3.

## NETLIST:

vdd	1	0		dc 5	
ibias	1	2		dc 100u	
m3	2	2	0	0	nmos w=100u l=1.6u
m2	3	2	0	0	nmos w=100u l=1.6u
m1	1	4	3	0	nmos w=100u l=1.6u
vin	4	0		dc 2 ac 1	

Source: Johns & Martin, Analog Integrated Circuit Design



# Simulation – transistor model

Transistor models:

- BSIM3, BSIM4
- EKV
- MM9, MM11
- ...

Challenges:

- How to model the transition between the different regions?
  - Capacitances
  - Output resistance
- Short channel effects
  - Mobility degradation
  - Velocity saturation
- Geometry dependent parameters
  - Mobility
- Temperature dependence




Figure 16.11 Overall variation of output resistance as a function of  $V_{DS}$ .

Source: B. Razavi, *Design of Analog CMOS Integrated Circuits*



# BSIM- model

## Example: threshold voltage

Long-channel, uniform doping:

$$V_{th} = VTH0 + \gamma(\sqrt{(\phi_s - V_{bs})} - \sqrt{\phi_s})$$

Non-uniform doping:

$$V_{th} = VTH0 + K1(\sqrt{(\phi_s - V_{bs})} - \sqrt{\phi_s}) - K2V_{bs}$$

---

### BSIM4.6.2 MOSFET Model

-User's Manual

Wenwei (Morgan) Yang, Mohan V. Dunga, Xuemei (Jane) Xi, Jin He,

Weidong Liu, Kanyu, M. Cao, Xiaodong Jin, Jeff J. Ou, Mansun Chan,

Ali M. Niknejad, Chenming Hu

Department of Electrical Engineering and Computer Sciences  
University of California, Berkeley, CA 94720

---

BSIM4.6.2 Manual Copyright © 2008 UC Berkeley



# BSIM - Summary

- The model is:
  - Physics based - some fitting parameters
  - Accurate
  - Scalable
  - > 100 parameters

BSIM:


[http://www-device.eecs.berkeley.edu/  
~bsim3/bsim4.html](http://www-device.eecs.berkeley.edu/~bsim3/bsim4.html)





# Simulation – process corners

- How do we take into account process variations?
  - Lot to lot
  - Wafer to wafer
  - Die to die
- These variations are translated to speed variations
  - Typical
  - Slow
  - Fast



**Figure 16.17** Process corners based on speed of NMOS and PMOS devices.



Source: B. Razavi, *Design of Analog CMOS Integrated Circuits*



# Simulation - Example

Amplifier:

- 2-stage Opamp






# Simulation - Example

Simulations:

- DC, time domain, frequency domain, noise, RF, ...



Example:

- Opamp in negative feedback configuration


$$A_v = v_o/v_i = 1 + 90k\Omega/10k\Omega = 10$$



# Simulation - Example

Non-inverting amplifier with differentiator

$$\frac{v_o}{v_i}(s) = 1 + R_1/Z_C$$
$$= 1 + sCR_1$$






# Simulation - Example

Open-loop opamp:  
Frequency response

- Amplitude
- Phase






# Simulation - Example


Amplifier in unity gain:

- Step response – time domain



Transient Response

$CL = "200p"$ ;  $V_{dd} = "150m"$ ;  $V_{ss} = "100m"$ ;  $V_{in} = "50p"$ ;  $V_T = "0"$






# Simulation - Example

Amplifier in unity gain, AC simulation:

- Linearized circuit parameters!






# Simulation - Example

Noise simulation:

- Noise vs frequency
- Referred to input/output





## 2 minute question!

Discuss in groups of 2 or 3 the following questions:


- What is the fundamental difference between transient and AC simulation?
- Which one is more time consuming?

Be prepared to give a short comment based on your group discussion...





# Layout - Design rules



CAD tool:

- Design rule check  
E.g. Cadence Assura

Example of design rules for a 0.35um CMOS technology:

[http://www.eit.lth.se/fileadmin/eit/courses/eti063/geometry\\_035.pdf](http://www.eit.lth.se/fileadmin/eit/courses/eti063/geometry_035.pdf)

(see also Course Material)



# Layout - Comparing layout and schematic

LVS:

- Layout vs schematic
  - Compare netlists
  - Compare device sizes
  - Compare terminals
- CAD tool:
  - Assura
- Only after running a successful LVS the parasitics can be extracted
  - Select *Assura > Run RCX* to do this
- Then, the extracted view can be used in post-layout simulations
  - Tool: schematic view config

```

G(#)$CDS: LVS version 4.3 02/28/2001 23:53 (cds230) $

Like matching is enabled.
Net swapping is enabled.
Using terminal names as correspondence points.

Net-list summary for /home/klerk/hsd/ams2000new/LVS/layout/netlist
count
  9          nets
  6          terminals
  26         nmos4
  1          cpoly
  24         pmos4

Net-list summary for /home/klerk/hsd/ams2000new/LVS/schematic/netlist
count
  9          nets
  6          terminals
  5          nmos4
  1          cpoly
  3          pmos4

Terminal correspondence points
  1          Iref
  2          gnd!
  3          in+
  4          in-
  5          ut
  6          vdd!

The net-lists match.

layout   schematic
instances
  0          0
  0          0
  0          0
  0          0
  51         9
  51         9

nets
  0          0
  0          0
  0          0
  9          9
  9          9

terminals
  0          0
  0          0
  0          0
  6          6
  6          6
  
```



# Links

General information on Cadence & CADtools:

<http://www.eit.lth.se/cadsys/cadence.html>

(note that the lab manual precedes over the general information!)

Simulator used in this course: GoldenGate

<http://www.eit.lth.se/cadsys/goldengate.html>

Golden gate manuals can be found at

'/usr/local-eit/cad2/agilent/GoldenGate-4-2-0/doc/gg\_help.html'

(Copy link to the browser on a computer in E:2435)





# Extra - BSIM - manual

## Contents

Chapter 1: Effective Oxide Thickness, Channel Length and Channel Width .....	1
1.1 Gate Dielectric Model .....	3
1.2 Poly-Silicon Gate Depletion.....	4
Chapter 2: Threshold Voltage Model .....	10
2.1 Long-Channel Model With Uniform Doping.....	10
2.2 Non-Uniform Vertical Doping .....	11
2.3 Non-Uniform Lateral Doping: Pocket (Halo) Implant.....	13
2.4 Short-Channel and DIBL Effects .....	14
2.5 Narrow-Width Effect.....	16
Chapter 3: Channel Charge and Subthreshold Swing Models.....	19
3.1 Channel Charge Model.....	19
3.2 Subthreshold Swing $n$ .....	22
Chapter 4: Gate Direct Tunneling Current Model .....	24
4.1 Model Selectors.....	25
4.2 Voltage Across Oxide $V_{ox}$ .....	25
4.3 Equations for Tunneling Currents .....	26
4.3.1 Gate-to-Substrate Current ( $I_{gb} = I_{gbacc} + I_{gbinv}$ ).....	26
4.3.2 Gate-to-Channel Current ( $I_{gc0}$ ) and Gate-to-S/D ( $I_{gs}$ and $I_{gd}$ ) .....	27
4.3.3. Partition of $I_{gc}$ .....	28
Chapter 5: Drain Current Model .....	30



# BSIM - manual

4.3 Equations for Tunneling Currents .....	26
4.3.1 Gate-to-Substrate Current ( $I_{gb} = I_{gbacc} + I_{gbinv}$ ) .....	26
4.3.2 Gate-to-Channel Current ( $I_{gc0}$ ) and Gate-to-S/D ( $I_{gs}$ and $I_{gd}$ ) .....	27
4.3.3. Partition of $I_{gc}$ .....	28
Chapter 5: Drain Current Model .....	30
5.1 Bulk Charge Effect.....	30
5.2 Unified Mobility Model .....	30
5.3 Asymmetric and Bias-Dependent Source/ Drain Resistance Model.....	34
5.4 Drain Current for Triode Region.....	35
5.5 Velocity Saturation.....	36
5.6 Saturation Voltage $V_{dsat}$ .....	37
5.6.1 Intrinsic case .....	37
5.6.2 Extrinsic Case .....	37
5.6.3 $V_{dseff}$ Formulation .....	38

---

**BSIM4.6.2 Manual Copyright © 2008 UC Berkeley**



# BSIM - manual

5.7 Saturation-Region Output Conductance Model .....	38
5.7.1 Channel Length Modulation (CLM).....	40
5.7.2 Drain-Induced Barrier Lowering (DIBL) .....	40
5.7.3 Substrate Current Induced Body Effect (SCBE) .....	41
5.7.4 Drain-Induced Threshold Shift (DITS) by Pocket Implant .....	43
5.8 Single-Equation Channel Current Model.....	43
5.9 New Current Saturation Mechanisms: Velocity Overshoot and Source End Velocity Limit Model.....	44
6.9.1 Velocity Overshoot.....	44
5.9.2 Source End Velocity Limit Model.....	45
Chapter 6: Body Current Models .....	47
6.1 $I_{ii}$ Model.....	47
6.2 $I_{GIDL}$ and $I_{GISL}$ Model .....	47
Chapter 7: Capacitance Model.....	50
7.1 General Description.....	50
7.2 Methodology for Intrinsic Capacitance Modeling .....	51
7.2.1 Basic Formulation.....	51
7.2.2 Short Channel Model.....	53
7.2.3 Single Equation Formulation.....	55
7.2.4 Charge partitioning .....	56
7.3 Charge-Thickness Capacitance Model (CTM) .....	57



# BSIM - manual

7.2.3 Single Equation Formulation.....	55
7.2.4 Charge partitioning .....	56
7.3 Charge-Thickness Capacitance Model (CTM) .....	57
7.4 Intrinsic Capacitance Model Equations.....	61
7.4.1 <i>capMod = 0</i> .....	61
7.4.2 <i>capMod = 1</i> .....	63
7.5 Fringing/Overlap Capacitance Models.....	67
7.5.1 Fringing capacitance model.....	67
7.5.2 Overlap capacitance model.....	68
Chapter 8: New Material Models.....	71
8.1 Model Selector .....	71
8.2 Non-Silicon Channel .....	71
8.3 Non-SiO <sub>2</sub> Gate insulator.....	72

---

**BSIM4.6.2 Manual Copyright © 2008 UC Berkeley**



# BSIM - manual

8.4 Non-Poly Silicon Gate Dielectric.....	73
Chapter 9: High-Speed/RF Models.....	75
9.1 Charge-Deficit Non-Quasi-Static (NQS) Model.....	75
9.1.1 Transient Model.....	76
9.1.2 AC Model .....	78
9.2 Gate Electrode Electrode and Intrinsic-Input Resistance (IIR) Model ,.....	79
9.2.1 General Description.....	79
9.2.2 Model Option and Schematic .....	79
9.3 Substrate Resistance Network.....	81
9.3.1 General Description.....	81
9.3.2 Model Selector and Topology .....	81
Chapter 10: Noise Modeling .....	85
10.1 Flicker Noise Models .....	85
10.1.1 General Description.....	85
10.1.2 Equations .....	85
10.2 Channel Thermal Noise.....	87
10.3 Other Noise Sources Modeled.....	89
Chapter 11: Asymmetric MOS Junction Diode Models .....	90
11.1 Junction Diode IV Model.....	90



# BSIM - manual

10.3 Other Noise Sources Modeled.....	89
Chapter 11: Asymmetric MOS Junction Diode Models .....	90
11.1 Junction Diode IV Model.....	90
11.1.1 Source/Body Junction Diode .....	90
11.1.2 Drain/Body Junction Diode .....	92
11.1.3 Total Junction Source/Drain Diode Including Tunneling .....	93
11.2 Junction Diode CV Model.....	94
11.2.1 Source/Body Junction Diode .....	94
11.2.2 Drain/Body Junction Diode .....	95
Chapter 12: Layout-Dependent Parasitics Models .....	97
12.1 Geometry Definition .....	97
12.2 Model Formulation and Options .....	98
12.2.1 Effective Junction Perimeter and Area.....	98
12.2.2 Source/Drain Diffusion Resistance .....	99
12.2.3 Gate Electrode Resistance .....	100

---

**BSIM4.6.2 Manual Copyright © 2008 UC Berkeley**

# BSIM - manual



12.2.4 Option for Source/Drain Connections .....	100
12.2.5 Option for Source/Drain Contacts .....	101
Chapter 13: Temperature Dependence Model .....	102
13.1 Temperature Dependence of Threshold .....	102
13.2 Temperature Dependence of Mobility .....	102
13.3 Temperature Dependence of Saturation Velocity .....	103
13.4 Temperature Dependence of LDD .....	104
13.5 Temperature Dependence of Junction.....	105
13.6 Temperature Dependence of Junction Diode CV .....	108
13.7 Temperature Dependences of $E_g$ and $n_i$ .....	109
Chapter 14: Stress Effect Model.....	111
14.1 Stress Effect Model Development.....	111
14.1.1 Mobility-related Equations .....	112
14.1.2 Vth-related Equations .....	114
14.1.3 Multiple Finger Device.....	115
14.2 Effective SA and SB for Irregular LOD.....	115
Chapter 15: Well Proximity Effect Model.....	117



# BSIM - manual

14.2 Effective SA and SB for Irregular LOD.....	115
Chapter 15: Well Proximity Effect Model.....	117
15.1 Well Proximity Effect Model.....	118
Chapter 16: Parameter Extraction Methodology .....	119
16.1 Optimization strategy .....	119
16.2 Extraction Strategy .....	120
16.3 Extraction Procedure .....	120
16.3.1 Extraction Requirements .....	120
16.3.2 Optimization .....	122
16.3.3 Extraction Routine.....	124
Appendix A: Complete Parameter List.....	132
A.1 BSIM4.6.2 Model Selectors/Controller.....	132
A.2 Process Parameters .....	135
A.3 Basic Model Parameters .....	137
A.4 Parameters for Asymmetric and Bias-Dependent $R_{ds}$ Model.....	143
A.5 Impact Ionization Current Model Parameters .....	144

---

**BSIM4.6.2 Manual Copyright © 2008 UC Berkeley**



# BSIM - manual

---

---

A.6 Gate-Induced Drain Leakage Model Parameters .....	145
A.7 Gate Dielectric Tunneling Current Model Parameters.....	146
A.8 Charge and Capacitance Model Parameters.....	149
A.9 High-Speed/RF Model Parameters.....	151
A.10 Flicker and Thermal Noise Model Parameters.....	154
A.11 Layout-Dependent Parasitic Model Parameters .....	155
A.12 Asymmetric Source/Drain Junction Diode Model Parameters .....	156
A.13 Temperature Dependence Parameters .....	160
A.14 Stress Effect Model Parameters .....	162
A.15 Well-Proximity Effect Model Parameters .....	164
A.16 $dW$ and $dL$ Parameters.....	165
A.17 Range Parameters for Model Application .....	167
A.18 Notes 1-8 .....	168
Appendix B: Core Parameters .....	170
Appendix C: References .....	171

