Analog-to-Digital Converter Design

From System Architecture to Transistor-level

Bibhudatta Sahoo University of Illinois at Urbana-Champaign



Outline

- Introduction to Data Converters
 - Sampling and Quantization
 - Oversampling to improve performance
- Overview of Pipelined ADCs
 - **Given Switch-capacitor Circuits Overview**
 - Non-idealities
 - Thermal Noise Cancellation
- System-level Specs. to Circuit Details
 - Case Study of Pipelined ADC
- Impact of Scaling on Data Converter Design
- Why Calibration
- Basics of Digital Calibration Techniques With Examples



Data Converters 101



- Real world: Continuous-time, continuous-amplitude signals
- Digital world: Discrete-time, discrete-amplitude signal representation
- Interface circuits: ADC and DACs



Data Converters 101 (Contd.)



- Low-pass filtering to avoid aliasing
 Also called signal conditioning
- The process of sampling → quantization → decoding is an analogto-digital converter (ADC)



Sampling-Time Domain



Sampling-Frequency Domain



Various Non-Idealities in Sampling



- Acquisition-time
- Error band → defines accuracy of sampling
- Hold settling time
- Pedestal Error
- Droop rate
- Sampling clock uncertainty
 - Clock Jitter
- Non-linearity
- o Thermal Noise





Quantization Basics



- Quantization error/noise: e[n] = v[n]-y[n]
- **Least significant bit (LSB):** Δ
- Quantizer has non-linear input-output characteristics
- Exact analytical modeling is difficult
 - Use a simplified model



Quantizer Modeling





Quantization noise modeling can be simplified with the

assumptions

- Input (y) stays within the no-overload input range
- e[n] is uncorrelated with the input y
- Spectrum of e[n] is white
- Quantization noise is uniformly distributed
- Linearized quantizer model
 - Uniform Distribution of Noise
- **Quantization noise power:**

$$\sigma_e^2 = \frac{\Delta}{12}$$

▲ 2

 $SQNR = 6.02 \cdot N + 1.76$



Performance Metrics of ADC

- **Static Performance Metric**
 - Offset error
 - Gain error
 - Differential nonlinearity (DNL)
 - Integral nonlinearity (INL)
 - Monotonicity
- **Dynamic Performance Metric**
 - Signal-to-Quantization Noise Ratio (SQNR)
 - Signal-to-Noise Ratio (SNR) → quantization + thermal noise
 - Spurious Free Dynamic Range (SFDR) → For an N-bit quantizer

 $SFDR = 9.03N + 0.91 \ (dB)$ for N < 4-bits,

SFDR = 8.07N + 3.29 (*dB*) for N > 4-bits.

- Signal-to-Noise + Distortion Ratio (SNDR)
- Effective Number of Bits (ENOB) → (SNDR-1.76)/6.02
- Total Harmonic Distortion (THD)
- Figure-of-Merit (FoM) → Power/(2f_{in.max} 2^{ENOB}) Joules/conv-step



Analog to Digital Converter Architectures



सा डेक Analog VLSI 2017

Oversampling



- Oversampling ratio (*OSR*)
- Conversion bandwidth: $f_{\rm B} = f_{\rm s}/2 \cdot OSR$
- $\Box \quad SQNR = 6.02 \cdot N + 1.76 + 10 \cdot \log_{10}(OSR)$
- 0.5 bits increase in resolution per doubling in OSR



Oversampling with Feedback



- Can we use feedback with high loop-gain (A·k_q) to reduce the error e=|u-v| ?
- Since quantizer output can not be equal to the input

$$A \cdot k_q \to \infty \Longrightarrow e = |u - v| \to \infty$$

The loop will be unstable as the error gets unbounded



Oversampling with Feedback



- Use large loop-gain in the signal band and small loop-gain at higher frequencies
- At low frequencies $e = |u v| \rightarrow 0$
- At high frequencies, low loop-gain stabilizes the loop
- □ *L*(*z*) is the loop-filter
- This feedback arrangement is called a (noise) modulator



First-order Modulator



- **Differencing (** Δ **) followed by an accumulator (** Σ **)**
 - ΔΣ modulator
- **At low frequencies** $e = |u v| \rightarrow 0$





First-order Noise Shaping



Linearized model for the modulator

$$V(z) = z^{-1}U(z) + (1 - z^{-1})E(z)$$

STF NTF

- Noise transfer function (NTF)
 - (1-z⁻¹) : first-order differentiator
 - High-pass shaping of quantization noise
- Signal transfer function (STF)
 - Unit delay



First-order ΔΣ Modulator



-8 -0

100 200 300

400



Bibhudatta Sahoo



0.45 0.5

Delta-Sigma (ΔΣ) ADC



- Use oversampling (f_s=2·OSR·BW) to shape the quantization noise out of the signal band
- Use low-resolution ADC and DAC to get much higher resolution
- Digitally filter out the out-of band shaped (modulated) noise
- Trades-off SQNR with oversampling ratio (OSR)



Higher-Order NTFs



- Higher order noise shaping
 - Reduced in-band noise, higher SQNR
- $\Box \quad \text{For } NTF = (1 z^{-1})^{-N}, \text{ in-band noise (IBN): } \frac{\Delta^2}{12} \cdot \frac{\pi^{2N}}{(2N+1)} \cdot OSR^{-(2N+1)}$
 - Ideally (N+1/2) bits increase in resolution per doubling in OSR



Higher-Order NTFs



- □ NTF gain increases at high frequencies (around $\omega \approx \pi$)
- Can we go on increasing the order? The loop becomes unstable resulting in oscillation.



Pipelined ADC - An Overview -



Generic Pipelined ADC



- **Each stage resolves a small number of bits (i.e.** N₁, N₂, ..., N_M bits).
- The overall resolution of the ADC is $P = (N_1 + N_2 + ... + N_M + N_{M+1})$.
- Output of stage-i (called "residue" r_i) is digitized to $(P \sum_{j=1}^{i} N_j)$ -bits.
- The low resolution ADC digitizing r_i is called the backend of stage-i.



Switched-Capacitor (SC) Circuit – An Overview (1)



- **Given States and Service Activity** Key building blocks:
 - Switches
 - Capacitors
 - Op amp
 - Two-phase nonoverlapping clock generator
- SC-Circuits function in charge domain.
- □ Sample/Reset phase → Φ_1 is high → Switches S₁ to S₄ are controlled by Φ_1 , i.e. S₁ to S₄ close when Φ_1 is high.
 - It is called sample-phase as input signal is sampled.
 - It is also called reset-phase as op amp is reset (more later).
- □ Hold/Amplification phase → Φ_2 is high → Switches S₅ to S₇ are controlled by Φ_2 , i.e. S₅ to S₇ close when Φ_2 is high.
 - V_{out} is an amplified and held version of the sampled V_{in}.



Switched-Capacitor (SC) Circuit – An Overview (2)





Gamma Falling edge of Φ_1 samples the input, V_{in1} and V_{in2} . Reset to "0"

- **I** In Φ_2 the sampled values get amplified to give V_{out1} & V_{out2} , respectively.
- **During** Φ_1 the sampled charge is $Q_S = C_S V_{in}$.
- **During** Φ_2 the charge is $Q_H = C_F V_{out}$.
- Since charge is conserved, $Q_S = Q_H \implies V_{out} = \frac{c_S}{c_F} V_{in}$.
- □ The gain of the circuit is the ratio of the sampling capacitor (C_S) to feedback capacitor (C_F) .



Switched-Capacitor Comparator



- **During** Φ_1 the sampled charge $Q_S = C_{iF}V_{in}$.
- Since charge is conserved the charge during Φ_2 is given by $Q_H = C_{iF}(V_{THi} V_X)$ resulting in $V_X = V_{in} V_{THi}$.
- When the comparator is clocked with the falling edge of Φ_2 it makes a decision based on whether $V_{in} > V_{THi}$ or $V_{in} < V_{THi}$.



Switched-Capacitor 4-bit Flash



- A 4-bit flash incorporates 15 switched capacitor comparators.
- The threshold voltages V_{TH1} to V_{TH15} are generated by a resistor ladder comprising of 16 equal resistors.
- The outputs of the comparator give a 15bit wide thermometer code which controls the DAC of the MDAC.
- The thermometer code is converted to 4bit binary code using an on-chip look-up table, also called read-only-memory (ROM).

Note: A switched capacitor *N*-bit flash would incorporate 2^{N-1} switched capacitor comparators and a resistor ladder comprising 2^N resistors to generate the 2^{N-1} threshold voltages, V_{TH1} to $V_{TH2^{N-1}}$. Workshop on



Switched-Capacitor MDAC (1)





An *M*-bit MDAC incorporates 2^{M} unit capacitors (C_i , i=1 to 2^{M}), feedback capacitor C_F , switches, and an op amp.

This block does the following operations:

- Φ_1 is high (Sample phase/Reset phase):
 - Sampling of input
 - Φ_2 is high (Amplification phase):
 - Digital-to-Analog Conversion (DAC)
 - ➤ Subtraction → quantization noise generation
 - ➤ Amplification (Multiplying) → scaling of the quantization noise to the full-scale for the later stages to digitize to relax the sensitivity requirements of the later stage circuits.

Note: A switched capacitor 4-bit flash would incorporate 2⁴ unit capacitors.



Switched-Capacitor MDAC (2)

by,



During sample phase the sampled charge is, $Q_s = \sum_{i=1}^{2^M} C_i V_{in}$

During amplification phase the charge is given

$$Q_a = \sum_{i=1}^{2^M - 1} T_i C_i V_R + C_F V_{res}$$



By conservation of charge we get,

$$V_{res} = \frac{\sum_{i=1}^{2^{M}} C_{i} V_{in} - \sum_{i=1}^{2^{M}-1} B_{i} C_{i} V_{R}}{C_{F}}$$

where, $B_i=1$ if $T_i=1$ and $B_i=-1$ if $T_i=0$.

□ If $C_F = C_i$ then gain $\approx 2^M$, if $C_F = 2C_i$ then gain $\approx 2^{M-1}$.



Sources of Errors in Pipelined ADC



•	Comparator Offset	Op Amp Nonlinearity
	Capacitor Mismatch	 Op Amp Offset
	Op Amp Gain	 Charge Injection Mismatch
-	Op Amp Input Capacitance	Op Amp and kT/C Noise



Comparator Offset



- Comparator offset saturates the later stage.
- Redundancy can overcome this.



Overcoming Comparator Offset (1)





Overcoming Comparator Offset (2) -1.5-bit Architecture-



2017

32

Overcoming Comparator Offset (3) -1.5-bit Architecture-



Capacitor Mismatch



Finite Op amp Gain



35

Bibhudatta Sahoo

2017

Op amp Nonlinearity (1)



 Weakly nonlinear op amp open-loop input-output characteristic can be given by a 3rd order polynomial,

$$V_{OUT} = \alpha_1 V_{in} + \alpha_2 V_{in}^2 + \alpha_3 V_{in}^3$$

The inverse can be given by another polynomial

$$V_{in} = \beta_1 V_{out} + \beta_2 V_{out}^2 + \beta_3 V_{out}^3$$

where, $\beta_1 = \frac{1}{\alpha_1}$, $\beta_2 = \frac{-\alpha_2}{\alpha_1^3}$, and $\beta_3 = \frac{2\alpha_2^2}{\alpha^5} - \frac{\alpha_3}{\alpha_1^4}$

B. Sahoo and B. Razavi, IEEE JSSC, vol. 44, pp. 2366-2380, Jan. 2009.

Workshop on Analog VLSI こつのC 2017
Op amp Nonlinearity (2)





The input-output characteristic of the MDAC can be obtained by solving the following non-linear equation:

•
$$\sum_{i=1}^{2^{M}} C_{i} V_{in} = \sum_{i=1}^{(2^{M}-1)} C_{i} V_{REF} + C_{F} V_{res} - (\beta_{1} V_{out} + \beta_{2} V_{out}^{2} + \beta_{3} V_{out}^{3}) (C_{F} + C_{P} + \sum_{i=1}^{2^{M}} C_{i})$$



Thermal Noise Consideration (1)

Signal-to-noise ratio of an ADC is given by,

$$SNR = 10 \log_{10} \left(\frac{P_{sig}}{(Q_N + N_T)} \right)$$

where,

•
$$P_{sig} = \text{signal power} = \frac{V_{p-p}^2}{8}$$
 (for input $V_{in} = \frac{V_{p-p}}{2}sin(2\pi ft)$)

•
$$\boldsymbol{Q}_N = \frac{\Delta^2}{12},$$

• N_T = Input referred thermal noise power of the ADC

•
$$\Delta = \frac{V_{p-p}}{2^N}$$
, where $N = ADC$ resolution.

- **SNR of Semiconductor ADCs are limited by thermal noise of:**
 - Switches
 - Op amps
- Switch thermal noise can be minimized by using large capacitors. The thermal noise of the switches is given by "kT/C", where $k = 1.38 \times 10^{-23}$, T =Temperature in *K*, and *C* is the sampling capacitor.
- Op amp thermal noise can be minimized by burning more current.



Thermal Noise Consideration (2)

- It is costly in terms of power, area, and speed to make input thermal noise smaller than quantization noise for ADC resolution, *N* > 10−bits.
- □ For example: If full-scale ADC input is 1 V, then for a 11-bit ADC the quantization noise power is given by:

$$\square Q_N = \frac{V_{LSB}^2}{12} = \frac{1}{12} \left(\frac{1}{2^{10}}\right)^2 = (141 \mu V_{rms})^2$$

- □ If thermal noise voltage power (N_T) is same as quantization noise power then the SNR takes a 3 dB hit.
- □ If SNR has to take < 1 dB hit then the $N_T \leq \frac{Q_N}{10}$.
- □ Size of the capacitor required to achieve this for 11 −bit system is 2 pF.
- □ For a 12-bit system the capacitor required would be 8 *pF* (a large value).
- **\Box** For a 16-bit system the capacitor size would be 2 nF (almost physically unrealizable on chip).



Thermal Noise Consideration (3)

Ignoring other noise sources if thermal noise is only modeled by kT/C then the SNR if given by:

$$SNR = 10 \log_{10} \left(\frac{P_{sig}}{\left(Q_N + \frac{kT}{C} \right)} \right)$$





Distribution of Thermal Noise

- Each stage contributes to the thermal noise.
- How do we distribute the thermal noise so that the overall inputreferred thermal noise is minimized to maximize the SNR?
- Lets consider a pipelined ADC built using 1-bit stages (MDAC gain = 2)



Considering only kT/C sampled noise the total input referred noise power:

$$N_T \propto kT \left[\frac{1}{c_1} + \frac{1}{G_1^2 c_2} + \frac{1}{G_1^2 G_2^2 c_3} + \dots + \frac{1}{G_1^2 \dots G_{N-1}^2 c_N} \right]$$



Stage Scaling for Optimal Noise (1)

$$N_T \propto kT \left[\frac{1}{C_1} + \frac{1}{G_1^2 C_2} + \frac{1}{G_1^2 G_2^2 C_3} + \dots + \frac{1}{G_1^2 \dots G_{N-1}^2 C_N} \right]$$

□ If $C_1 = C_2 = \cdots CN$ then backend stages contribute very little noise

- Wasteful as power $\propto G_m \propto C$
- \Box How about scaling by 2^M where *M* is the resolution of each stage.
 - Same amount of noise from each stage.
 - Power can be reduced.



Stage Scaling for Optimal Noise (2)

Extreme Case - 1 : All Stages Consume the Same Power



these two extremes.



Stage Scaling for Optimal Noise (3)

Extreme Case - 1 : All Stages Consume the Same Power



□ As mentioned earlier optimal scaling is between the two extremes

- **Capacitor scaling factor** 2^{MX} where *M* is the stage resolution.
 - $x=1 \rightarrow$ scaling exactly by the stage gain.



Stage Scaling for Optimal Noise (4)



Start by assuming capacitors are scaled precisely by stage gain

- For 1-bit stages, capacitors can be scaled by factor of 2
- For 2-bit stages, capacitors can be scaled by a factor of 2².
- **Refine using the first pass circuit simulations by either using:**
 - MATLAB
 - Excel





Noise Sources in Pipelined ADC



Switch Capacitor Implementation of a Pipelined Stage The output voltage of a pipelined stage is given by

$$V_{OUT} = \frac{\sum_{i=1}^{2^{M}} C_{i} V_{IN} + \sum_{i=1}^{2^{M}-1} T_{i} C_{i} V_{R}}{C_{F}} + \sqrt{V_{n,tot}^{2}}$$

• where $V_{n,tot}^2$ is the MS value of the thermal noise of the stage.

$$\overline{V_{n,tot}^2} = \overline{V_{n,sp}^2} + \overline{V_{n,ap}^2}$$

□ where, $\overline{V_{n,sp}^2}$ and $\overline{V_{n,ap}^2}$ are the MS value of the sample-phase noise and amplification-phase noise, respectively.



Sample-phase Noise



- The thermal noise of switch resistances R_{on1} and R_{on2} have single-sided PSD of 4kTR_{on1} and 4kTR_{on2} respectively.
- □ These are filtered by the RC network having a time-constant, $\tau = (R_{on1} + R_{on2})C_s$.
- □ The thermal noise of R_{on3} is filtered by the RC network with time-constant, $\tau = R_{on3}C_F$.
- □ The MS value of the noise charge sampled on C_S and C_F are kTC_S and kTC_F , respectively.
- This sampled charge is transferred to the output during the amplification phase producing a noise voltage at the output that has a MS value given by:

$$\overline{V_{n,sp}^{2}} = \frac{kTC_{s} + kTC_{F}}{C_{F}^{2}}$$
Bibhudatta Sahoo



Amplification-phase Noise



is
$$\overline{V_{n,tot}^{2}} = \frac{kTC_{s} + kTC_{F}}{C_{F}^{2}} + \frac{kT}{C_{s}} \left(\frac{C_{s}}{C_{F}}\right)^{2} + \overline{V_{n,ap,op}^{2}}$$

The input-referred noise of the MDAC is $\overline{V_{n,inp-ref}^2} = \frac{\overline{V_{n,tot}^2}}{G}$ where $G = \frac{C_s}{C}$,

if op amp gain is ∞ .

4 pF	800 fF 508.9 μV		1.01 mV	orkshop on
- F-		alog VLSI		

Op amp Noise



- The MS value of the output noise
 - single-stage op amp is

$$\overline{V_{n,ap,op}^2} = \frac{2kT\gamma}{\beta C_{eff}}$$

□ two-stage op amp is given by

 $\overline{V_{n,ap,op}^2} = \frac{2kT\gamma}{\beta C_c}$

- The MS value of the output noise for both the single-stage and twostage op amps is independent of the op amp transconductance.
- The output noise can be minimized by increasing
 - The effective load capacitance C_{eff} for a single stage op amp
 - The compensation capacitor C_c for a two-stage op amp
- However, if the op amp power is not increased, increasing C_c reduces the bandwidth of the closed loop amplifier



Op amp Noise (Cont.)



- For a two-stage op amp to have more than 60° phase margin for a given C_{eff} , power, and bandwidth, $C_c < C_{eff}/2$
- The transconductance of the second stage should be at least 5 to 8 times more than the transconductance of the first stage*.
- Thus, a two-stage op amp is more noisy than a single-stage op amp for a given C_{eff}, power, and bandwidth.
- Although a single-stage op amp is less noisy for a given load, power, and bandwidth, it has limited headroom and has limited applications.

* W. Sansen, Analog Design Essentials. New York, NY, USA: Springer Verlag, 2006, p. 165. Bibhudatta Sahoo

Thermal Noise Cancelling Technique

- ❑ Noise cancellation is a two-step process,
 - Faithful reproduction of the thermal noise
 - Application of the reproduced thermal noise to the bottom-plate of C_L
- An auxiliary path, which uses a singlestage op amp less noisy than a twostage op amp, faithfully reproduces the noise and removes the signal component.
- Auxiliary path capacitors are scaled by a factor of 2 w.r.t. main path capacitors to facilitate this.
- Perfect noise cancellation occurs if both the circuits are ideal.
 Bibhudatta Sahoo



Input-Output Characteristic of Auxiliary DAC

During sampling phase,

$$Q_{s,a} = 8CV_{IN}$$

During hold phase,

$$Q_{h,a} = \sum_{i=1}^{15} T_i V_R C / 2 + V_{OM} C + V_{OA} C_{FA}$$

By charge conservation and substituting the value of output of main MDAC V_{OM}, Auxiliary path output is

$$V_{OA} = \frac{8CV_{IN} - \sum_{i=1}^{15} T_i V_R C / 2 - V_{OM} C}{C_{FA}}$$

 $\Box \quad \text{If } C_{FM} = 2C \text{ and } C_{FA} = C \text{ then},$

$$V_{OA} = -\sqrt{V_{n,tot}^2}$$

Bibhudatta Sahoo



CFA



Overall Noise Cancellation Technique

- The output of the auxiliary-path is inverted and connected to the top-plate of Stage-2 sampling capacitor which is C_L of 1ststage.
- Top-plate and bottom-plate of C_i samples the noise of the main path resulting in noise cancellation.
- In differential implementation inversion is realized by swapping the differential output of the auxiliary-path.
- □ Thus, the sampled noise as well as the op amp noise of mainpath is cancelled → auxiliary path sampled and op amp noise is present ^(S).

 $C_1 + C_2 + C_3 + \ldots + C_{16} = C_L$



Effect Of Non-Idealities

- Perfect noise cancellation does not happen in the presence of non-idealities such as:
 - Finite op amp gain
 - Input parasitic capacitance of the op amp
 - Op amp offset
- Both main-path MDAC and auxiliary-path DAC contribute to these non-idealities.
- Since the swing at the output of the auxiliary-path op amp is just the thermal noise which is very small, a high-speed single stage moderate gain op amp is used.



Effect of Auxiliary Path Noise

The auxiliary path also has both sample-phase and amplificationphase noise whose MS values can be defined as:

$$\overline{V_{m,sp,a}^2} = \frac{kTC_{SA} + kTC_{FA}}{C_{FA}^2}, \quad and \quad \overline{V_{n,ap,a}^2} = \frac{kTC_{SA}}{C_{FA}^2} + \frac{2kT\gamma}{\beta C_{eff}}.$$

- Auxiliary-path op amp, being a single-stage op amp, can be designed to be of high-speed and have low noise.
- Table summarizing the noise of the main-path and auxiliary-path for a prototype 4-bit noise-cancelling MDAC designed in IBM 32-nm SOI process that operates from 1.5 V supply at 400 MHz sample-rate and provides a signal swing of ±750 mV in the main-path.

	Sampling Cap	Load Cap	Switch noise	Op amp noise
Main-path	4 pF	0.8 pF	508.9 μV	1.01 mV
Auxiliary-path	2 pF	0.8 pF	$752.7~\mu V$	$356 \ \mu V$



Effect of Auxiliary Path Op amp Gain and Bandwidth

If all other parameters are ideal and only the auxiliary path op amp gain is finite, then the auxiliary path output is

$$V_{OA} = \frac{C}{C_{FA} + \frac{\sum_{i=1}^{17} C_i / 2 + C_{FA} + C_{PA}}{A_A}} \cdot \left[\left(\frac{1}{2} - \frac{C}{C_{FM}} \right) \left(V_{in} 2^M - \sum_{i=1}^{2^M - 1} T_i V_R \right) - \sqrt{V_{n,tot}^2} \right]$$

$$\Rightarrow V_{OA} = \gamma \sqrt{V_{n,tot}^2} \text{ where } \gamma = 1 / (1 + (\sum_{i=1}^{17} C_i / 2 + C_{FA} + C_{PA}) / A_A C_{FA}))$$

Finite gain and bandwidth of the auxiliary path affects only the noise term and a fraction of the total main-path noise is cancelled.





Effect of Auxiliary Path Op amp Gain and Bandwidth (Cont.)

- □ Proposed architecture uses a single stage telescopic op amp with open-loop gain, A_{aux} = 40 dB → 7% degradation .
- Due to finite bandwidth the auxiliarypath output does not settle to the value of $\sqrt{V_{n,tot}^2}$ and thus manifests as gain error too and hence only a fraction of the total main-path noise is cancelled
- In the proposed design the auxiliarya path op amp was designed to have a bandwidth such that there is < 0.1% degradation in the noise cancellation Bibhudatta Sahoo



Percentage degradation in the amount of noise cancellation as a function of auxiliary path op amp gain



Effect of Capacitor Mismatch

With capacitor mismatch, the generalized noise cancelling equation becomes

$$V_{OA} = \frac{V_{in} \sum_{i=1}^{2^{M}} \left(\frac{(C_{i} + \Delta C_{i})}{2} - (C_{i} + \Delta C_{i}) \frac{C}{C_{FM}} \right) - V_{R} \left(\sum_{i=1}^{2^{M}-1} \left[T_{i} \frac{(C_{i} + \Delta C_{i})}{2} + T_{i} (C_{i} + \Delta C_{i}) \frac{C}{C_{FM}} \right] \right) - \sqrt{V_{n,tot,M}^{2}} C_{FA}}{C_{FA}}$$

- The capacitor mismatch error can be calibrated out using various techniques.
- □ The fractional mismatch in the $\sqrt{V_{n,tot}^2}$ term is going to be a small value which hardly affects the overall noise cancellation performance and hence can be ignored.



Simulation Results

- The effectiveness of the proposed noise cancelling technique was validated in simulation by building 12-bit, 14-bit, and 16-bit pipelined ADCs in IBM 32-nm SOI process.
- □ The ADCs were designed for a sample-rate of 400 MHz.
- The following table summarizes the resolution of the various stages used in the ADCs.

	Resolution					
	Stage-1	Stage-2	Stage-3	Stage-4	Stage-5	
16-bit	4	4	4	4	4	
14 - bit	4	4	4	4	2	
12-bit	4	4	4	3	-	

□ All the stages have a redundancy of 1-bit except for the last stage.

C. Ravi, D. James, V. Sarma, B. Sahoo, and A. Inamdar, "Thermal Noise Canceling Pipelined ADC", accepted to *IEEE ISCAS, Baltimore, USA*, 2017.



Case-Study

	Sample-phase Noise	Amplification-phase Input Referred Noise(μV)				Referred Noise(μV)	SNR (dB)	
		Stage-1	Stage-2	Stage-3	Stage-4	Stage-5		
	$\sqrt{rac{2kT}{C_s}}$	$\sqrt{\overline{V_{n,1}^2}}$	$\sqrt{\overline{V_{n,2}^2}}$	$\sqrt{V_{n,3}^2}$	$\sqrt{V_{n,4}^2}$	$\sqrt{\overline{V_{n,5}^2}}$	$\sqrt{\sum \overline{V_{n,i}^2} + \frac{2kT}{C_s}}$	
				16-bit ADC				
$\hline C_s = 4 pF C_s = 0.8 pF C_s $								
No Cancellation	45.49	128	24.2	3.02	0.38	0.04	138.02	71.68
Stage-1 Noise Cancellation	62.42	55.97	24.2	3.02	0.38	0.04	87.32	75.64
Stage-1 and 2 Noise Cancellation	62.42	55.97	14.18	3.02	0.38	0.04	85.08	75.86
14-bit ADC								
		$C_s = 4 pF$	$C_s = 0.8 \ pF$	$C_s = 0.8 \ pF$	$C_s = 0.8 \ pF$	$C_s = 0.2 \ pF$		
No Cancellation	45.49	128	24.2	3.02	0.38	0.05	138.02	71.53
Stage-1 Noise Cancellation	62.42	55.97	24.2	3.02	0.38	0.05	87.32	75.29
Stage-1 and 2 Noise Cancellation	62.42	55.97	14.18	3.02	0.38	0.05	85.09	75.49
12-bit ADC								
		$C_s = 4 pF$	$C_s = 0.8 \ pF$	$C_s = 0.8 \ pF$	$C_s = 0.8 \ pF$			
No Cancellation	45.49	128	24.2	3.02	0.38		138.02	69.69
Stage-1 Noise Cancellation	62.42	55.97	24.2	3.02	0.38		87.32	71.75
Stage-1 and 2 Noise Cancellation	62.42	55.97	14.18	3.02	0.38		85.09	71.84
$\overline{V_{n,i}^2} = \frac{V_{n,tot,i}^2}{\prod_{k=1}^i G_k^2}, C_s = C_{SM} \text{ for rows corresponding to no cancellation and } C_s = C_{SA} \text{ for rows corresponding to noise cancellation.}$								

Front End Sample-and-Hold Amplifier (SHA)



- The first stage of the pipelined ADC should ideally be preceded by a SHA
 - MDAC and sub-ADC of the pipelined stage see the same input voltage.
- Since the SHA has a gain of 1 the total input referred noise increases:

$$N_T \propto kT \left[\frac{1}{C_{1N,1P}} + \frac{1}{C_1} + \frac{1}{G_1^2 C_2} + \frac{1}{G_1^2 G_2^2 C_3} + \dots + \frac{1}{G_1^2 \dots G_{N-1}^2 C_N} \right]$$

□ SHA can burn up to 1/3 of total ADC power



SHA-less Front-end

- Removing the front-end SHA reduces the power consumption.
- Leads to timing mismatch between the signal sampled in the MDAC and Flash.



62

SHA-less Architecture (2)



- Any mismatch between the "main sampling path" and "flash ADC path" results in different voltages being sampled on "C" and " C/α ".
- The mismatch can be translated to time-constant mismatch (τ).
- For a signal of amplitude "A" and frequency "f_{in}" the difference in voltage sampled on "C" and "C/α" is:

$$\Delta V = 2\pi f_{in} A\tau$$

Match the flash and MDAC paths.



Pipeline ADC - Area, Power, Speed, Resolution Optimization-System Specifications to Circuit



Pipeline ADC – Area, Power, Speed, Resolution Trade-off



- For a given ADC resolution, the number of stages and number of bits resolved in each stage determines:
 - power consumption
 - area



1.5-bit Stage





2.5-bit Stage





- Feedback factor =1/4.
- Offset correction range = ±V_{REF}/8 (i.e. ±75 mV for V_{REF}=0.6V).
- Settling Requirement on the op amp reduced by 2-bits.
- Input referred noise is ¹/₄ of output noise.
- Input-Output transfer function is:

$$DUT = \frac{\sum_{i=1}^{8} C_i V_{IN} - \sum_{i=0}^{5} C_{i+3} b_i V_{REF}}{C_1 + C_2 + \frac{C_1 + C_2 + C_X}{A}}$$



3.5-bit Stage





- Feedback factor = 1/8.
- Offset correction range = ±V_{REF}/16 (i.e. ±37.5 mV for V_{REF}=0.6V).
- Settling Requirement on the op amp reduced by 3-bits.
- Input referred noise is 1/8 of output noise.
- Input-Output transfer function is:





Architecture Summary

Summary of ADC Stage Architectures							
	1.5-bit Stage	2.5-bit Stage	3.5-bit Stage	Parameter effected			
Feedback Factor	$\frac{1}{2}$	1/4	$\frac{1}{8}$	Speed and Power			
Offset Correction Range	$\pm V_{REF}/4$	$\pm V_{REF}/8$	$\pm V_{REF}/16$	Linearity of ADC			
Reduction in Settling Requirement	1-bit	2-bits	3-bits	Speed and Power			
Noise Scaling	$\frac{1}{2}$	$\frac{1}{4}$	$\frac{1}{8}$	SNR, Power, & Area			
Reduction in Capacitor Matching Requirement	1-bit	2-bits	3-bits	Power and Area			

- For resolutions more than 10-bits it is better to resolve more bits in the first stage:
 - relaxing op amp settling.
 - capacitor matching.
 - reducing capacitance → input referred noise is reduced.
 - DOES NOT relax the op amp open loop DC gain requirement (more later).



Why not resolve more bits in 1st Stage?



- Any mismatch between the "main sampling path" and "flash ADC path" results in different voltages being sampled on "C" and "C/α".
- The mismatch can be translated to timeconstant mismatch (τ) .
- The difference in voltage should be within the offset correction range of the Flash ADC.
- Resolving more bits in the 1st stage reduces the offset-correction range and hence could result in missing codes.
- Offset correction range should include:
 - Comparator offsets in the flash.
 - Time constant mismatch (τ).
- For a signal of amplitude "A" and frequency "f_{in}" the difference in voltage sampled on "C" and "C/α" is:
 - $\Delta V = 2\pi f_{in} A \tau$



DC Gain Requirement of op amp in each stage





Residue voltage V_{ri} has to settle to *LSB*/2 of the backend-ADC.

Gain error:

$$\frac{V_{\varepsilon}}{V_{ideal}} = \frac{1}{1 + \beta A_{DC}} < \frac{1}{2^{(P-N_1+1)}}$$

- Resolution reduces but the feedback factor also reduces by the same amount \Rightarrow DC gain is defined by the resolution of the ADC and not the resolution of the backend ADC that follows.
- The above holds true for the op amps in the later stages of the pipeline.



Architecture Optimization (1)

- Some expressions used for architecture optimization i.e. number of pipeline stages and number of bits/stage:
 - Settling time for *N*-bit accuracy:

$$t_{settle} = (N+1) \bullet \tau \bullet \ln(2)$$

Two stage op amp poles and unity gain bandwidths:

$$\omega_{p1} = \frac{1}{R_1 g_{m2} R_2 C_C}, \ \omega_{p2} = \frac{g_{m2}}{C_L}, \ \omega_u = \frac{g_{m1}}{C_C}, \text{ and } \omega_{p2} \approx 5 \bullet \omega_u$$

Variance of input referred sampled noise:

$$\sigma_{IN}^2 = 2 \bullet \left[\frac{kT}{C_1} + \sum_{i=2}^N \frac{kT}{C_i} \frac{1}{G_{i-1}^2} \right] + \sigma_{op}^2 + \sigma_{ref}^2 + \sigma_{jitter}^2$$

where, C_i = sampling caps in each stage, and G_i = gain of each stage.

- 2nd stage of the op amp is a common source stage. For maximum output swing at the highest speed typical gain in the 2nd stage is ≈ 10.
- Overdrive voltage to maximize swing is chosen to be around $V_{OV}=150 \text{ mV}$ and hence current in each branch in the two stages are $I_{D1} = g_{m1} \cdot V_{OV}/2$ and $I_{D2} = g_{m2} \cdot V_{OV}/2$.


Architecture Optimization (2)

- □ Signal swing = ±750 mV for 1.5 V supply
- Resolution = 12-bits (determines quantization noise)
- $\Box f_{MAX_{IN}} = 100 MHz$
- $\Box f_s$ = 200 MHz
- $\Box t_{slewing} = 0.5 \, ns$
- \Box $t_{non _ overlap} = 0.2 \, ns$
- $\Box t_{settling} = 1.8 \, ns$
- Noise Budget:
 - Quantization Noise
 - Sampled Thermal Noise
 - Op amp Noise
 - Reference Noise
 - Jitter Noise
 - Input signal buffer Noise



Architecture Optimization (3) Jitter Specification

□ The variance of jitter voltage is given by:

$$\sigma_{jitter} = \sqrt{2} \pi t_j f_{in} A$$

where, t_j = variance of jitter.

 f_{in} = frequency of the input signal.

A = amplitude of the input signal.

□ For maximum input frequency of 100 MHz and jitter limited SNR of 80 dB the required rms jitter is 700 fs.



Architecture Optimization (4) Noise Budget

Noise Budget	
LSB (Δ)	$\frac{V_{p-p}}{2^{12}} = \frac{1.5}{2^{12}} = 366 \mu\text{V}$
Reference Noise	90 µV
Op Amp Noise	120 µV
Sampled Noise (kT/C)	64 µV (2 pF)
Jitter Noise	
$(\sqrt{2}\pi t_{j}f_{in}V_{p-p}/2)$	66 µV (200 <i>fs</i> RMS jitter)
Overall SNR	67.8 dB (in 100 MHz band)



Architecture Optimization (5)

<i>Sl. No</i> .	Architecture	Sampling Capacitor (pF)	Capacitance switching to Reference (pF)	Power (mW)
1	9, 1.5-bit stages, 3-bit flash	3.0	4.0	138
2	4, 2.5-bit stages, 4-bit flash	1.5	2.5	120
3	3, 3.5-bit stages, 3-bit flash	1.0	2.0	140
4	2.5-bit 1 st stage, 6, 1.5-bit	2.0	2.5	77
	stages, and 4-bit flash			
5	3.5-bit 1 st stage, 5, 1.5-bit	1.0	1.5	50
	stages, and 4-bit flash			

Optimization based on the following:

- V_{in(p-p)(diff)}=1.5 V
- Quantization noise is at 12-bit level.
- Thermal noise limited to 66 dB in 100MHz band.

Architecture 5 is optimal.



Scaling Trend - Impact On Data Converter Design -





Transconductance and Intrinsic Gain



- Transconductance is for all practical purposes independent of technology node.
- □ For velocity saturated channel:

$$I_d = WC_{ox}V_{eff}v_s$$

$$\Rightarrow g_m = WC_{ox}v_s$$

- With constant field scaling if W gets scaled down by a factor "k" then C_{ox} gets scaled up by a factor of "k" → g_m stays constant.
- Intrinsic gain reduces as technology scales down → the maximum intrinsic gain in 65-nm < 20% of the maximum intrinsic gain in 180-nm</p>





Potential Speed Improvement



- By scaling down potential speed improvement can be obtained.
- Almost 5 times speed improvement is obtained in 65-nm

process over 180-nm process.



Transistor Efficiency



□ Maximum efficiency is nearly independent of technology.





Transistor Linearity



Increased g_{ds} nonlinearity makes design of linear op amp a challenge in scaled down CMOS.





81

Gate Leakage and Noise



- Gate leakage current dominated by tunneling current.
- Designing highly linear sample-and-hold becomes very challenging as the held value may leak out.

- Noise factor γ increases with reduced channel length.
- Reduces the SNR of the data converters.



Transistor Performance Trend with Scaling (III)



Courtesy of Prof. Yiming Li, National Chiao Tung University, Taiwan

Increased spread makes the design of op amps and other precision circuits very challenging.



Supply Voltage Scaling (I)



- □ Majority of ADC designs have $V_{\text{DD}} > 1$ V.
- However, some ADCs have used V_{DD}'s which are commensurate with digital V_{DD} → especially VCO based architectures.

Supply voltage scaling more aggressive compared to threshold voltage scaling

- To minimize leakage
- Digital V_{DD} scaling more than Analog V_{DD} scaling.



2017

Supply Voltage Scaling (II)



- ❑ Scaling of supply voltage → reduction in signal swing → reduction in SNR.
- Achieving an SNR of "x" dB in 10 kHz band is not as attractive as achieving the same in 1 GHz band
- **Relative noise floor** = $-(SNR + 10 \cdot \log_{10}(BW))$



Digital Circuit Trends



Example

- Standard digital gates (NAND2) in 0.13mm CMOS consume about 6nW/Gate/MHz
 - Energy/Gate = 6fJ
- State-of-the-art 10-bit ADC consumes 1mW/MSample/sec
 - Energy/Conversion = 1nJ
- Energy equivalent number of gates
 - 1nJ/6fJ= 166,666

Source: http://www.hotchips.org/wp-content/uploads/hc_archives/hc17/3_Tue/HC17.S5/HC17.S5/HC17.S5T3.pdf "Digitally Assisted Analog Design", Boris Murmann.



ADC/Digital Logic Energy Trends



□ For SNRs < 50 dB additional digital processing is expensive.

□ For SNRs > 50 dB using few tens of thousands of gates has

hardly any impact on overall energy.

Source: http://www.hotchips.org/wp-content/uploads/hc_archives/hc17/3_Tue/HC17.S5/HC17.S5T3.pdf "Digitally Assisted Analog Design", Boris Murmann.



Calibration : A Necessity





Why Calibrate?

Basic Pipeline Stage



As technology scales it is difficult to get:

- get high op amp gain to
 - **1.** remove gain error
 - **2.** suppress nonlinearity
- Iow op amp offset.
- capacitor matching to remove DAC nonlinearity.
- For example, op amp gain in a 12-bit system should exceed 12000 ≈ 81 dB.



Current ADC Design Trends

- Choose capacitors to satisfy kT/C noise, not matching.
- Choose op amp with high swing
 - \rightarrow kT/C noise relaxed
 - \rightarrow power consumption reduced.
 - \rightarrow Relaxes op amp linearity requirement
- Choose best trade-off between speed, power, and

noise of op amp regardless of its gain.

Digitally correct for everything!



How to Calibrate?



(b)





Inverse Operator estimation can be done in:

- Background
- Foreground



Capacitor Mismatch Calibration



Comparator Forcing Based Calibration



and
$$C_{eq} = C_F + \frac{1}{A} \left(C_F + \sum_{i=1}^{2^M} C_i + C_P \right)$$

B. Sahoo and B. Razavi, IEEE JSSC, vol. 48, pp. 1442-1452, Jan. 2013.



Computation of β_j (I)



In other words,

$$egin{aligned} D_{1,b} - D_{1,a} &= eta_1 - eta_2 \ D_{2,b} - D_{2,a} &= eta_2 - eta_3 \ dots & dots \ D_{15,b} - D_{15,a} &= eta_{15} - eta_{16} \end{aligned}$$



Computation of β_i $D_{1,b} - D_{1,a} = \beta_1 - \beta_2$ $D_{2,b} - D_{2,a} \equiv eta_2 - eta_3 \ dots \ D_{15,b} - D_{15,a} \equiv eta_{15} + eta_1$ $\begin{bmatrix} 1 & -1 & 0 & \cdots & 0 \\ 0 & 1 & -1 & \cdots & 0 \\ \vdots & \vdots & \ddots & \vdots & \vdots \\ 1 & 0 & \cdots & 0 & 1 \end{bmatrix} \begin{bmatrix} \check{\beta}_1 \\ \beta_2 \\ \vdots \\ \beta_{15} \end{bmatrix} = \begin{bmatrix} D_{1,b} - D_{1,a} \\ D_{2,b} - D_{2,a} \\ \vdots \\ D_{15,b} - D_{15,a} \end{bmatrix}$ $\begin{array}{c} \text{In other words,} \\ \Longrightarrow \begin{bmatrix} \beta_1 \\ \beta_2 \\ \vdots \\ \beta_{15} \end{bmatrix} = \frac{1}{2} \begin{bmatrix} 1 & 1 & \cdots & 1 \\ -1 & 1 & \cdots & 1 \\ \vdots & \vdots & \ddots & \vdots \\ -1 & -1 & \cdots & 1 \end{bmatrix} \begin{bmatrix} D_{1,b} - D_{1,a} \\ D_{2,b} - D_{2,a} \\ \vdots \\ D_{15,b} - D_{15,a} \end{bmatrix}$

β_j 's can be calculated using adders and right shifts.

B. Sahoo and B. Razavi, "A 10-b 1-GHz 33-mW CMOS ADC", IEEE Journal of Solid-State Circuits, vol. 48, pp. 1442-1452, Jun. 2013.

A. Karanicolas, et. al., "A 15-b 1-Msample/s digitally self-calibrated pipeline ADC,

", IEEE Journal of Solid-State Circuits, vol. 28, pp. 1207-1215, Dec. 1993.

Capacitor Mismatch Calibration (1)

□ The input output characteristic of a 4-bit stage is:



$$V_{OUT} = \frac{\sum_{m=1}^{16} C_m V_{IN} - \sum_{m=1}^{15} C_m A_{m,j} V_R}{C_F - \frac{C_F + C_P + \sum_{m=1}^{16} C_m}{A}}$$

$$\Rightarrow V_{OUT} = \alpha V_{IN} - \frac{\sum_{m=1}^{15} C_m A_{m,j} V_R}{C_F - \frac{C_F + C_P + \sum_{m=1}^{16} C_m}{A}}$$

$$\Rightarrow V_{OUT} = \alpha V_{IN} - \beta_j V_R,$$

where $\beta_j = \frac{\sum_{m=1}^{15} C_m A_{m,j} V_R}{C_F - \frac{C_F + C_P + \sum_{m=1}^{16} C_m}{A}}$ and $\alpha = \frac{\sum_{i=1}^{16} C_m}{C_F - \frac{C_F + C_P + \sum_{m=1}^{16} C_m}{A}}.$

Dividing both sides by V_R we get,

$$D_{BE} = \alpha D_{IN} - \beta_j$$
$$\Rightarrow D_{IN} = \frac{D_{BE}}{\alpha} + \frac{\beta_j}{\alpha}$$



Capacitor Mismatch Calibration (2)



Region 1:
$$D_{BE} = \alpha D_{IN} + \frac{(C_1 + C_2 + \bullet \bullet + C_{15})}{C_F + C_P + \sum_{i=1}^{16} C_i} = \alpha D_{IN} - \beta_1$$

Region 2: $D_{BE} = \alpha D_{IN} - \frac{[C_1 - (C_2 + \bullet \bullet + C_{15})]}{A} = \alpha D_{IN} - \beta_2$
 $C_F - \frac{C_F + C_P + \sum_{i=1}^{16} C_i}{A}$
 $C_F - \frac{C_F + C_P + \sum_{i=1}^{16} C_i}{A}$

Region 15:
$$D_{BE} = \alpha D_{IN} - \frac{\left[C_1 + C_2 + \bullet \bullet + C_{14} - C_{15}\right]}{C_F + C_P + \sum_{i=1}^{16} C_i} = \alpha D_{IN} - \beta_{15}$$

Region 16: $D_{BE} = \alpha D_{IN} - \frac{\left(C_1 + C_2 + \bullet \bullet + C_{15}\right)}{A} = \alpha D_{IN} + \beta_1$
 $\frac{C_F + C_P + \sum_{i=1}^{16} C_i}{A}$

Region 3:
$$D_{BE} = \alpha D_{IN} - \frac{[C_1 + C_2 - (C_3 + \bullet \bullet + C_{15})]}{C_F - \frac{C_F + C_P + \sum_{i=1}^{16} C_i}{A}} = \alpha D_{IN} - \beta_3$$

Workshop on Analog VLSI 2017

Capacitor Mismatch Calibration (3)



The digital output goes from 0 to 15 when the input changes from $-V_R$ to $+V_R$.

Apply V_j close to the comparator threshold and force the flash ADC output so that the residue is once in region j and then in region (j+1).

□ The redundancy/offset correction range in the architecture prevents the ADC from clipping.

□ The backend ADC gives two different codes for the same input voltage.



Capacitor Mismatch Calibration (4)



Applying V_j to the ADC in region j we get,

$$D_{j} = \frac{D_{BE,j}}{\alpha} + \frac{\beta_{j}}{\alpha}$$

Similarly applying V_j and forcing the ADC to be in region (j+1) we get,

$$D_{j,f} = \frac{D_{BE,j,f}}{\alpha} + \frac{\beta_{j+1}}{\alpha}$$

□ Since, same voltage is applied we can equate both of them:

$$D_{BE,j,f} - D_{BE,j} = \beta_j - \beta_{j+1}$$

which is not dependent on gain error.

\Box Repeat the above steps for *j*=1 to 15.



Capacitor Mismatch Calibration (5)

Thus we end up with:

$D_{BE,1,f} - D_{BE,1} = \beta_1 - \beta_2$	[1	-1	0	0	0	0	0	0	0	0	0	0	0	0	0	$\left[\beta_{1}\right]$		$\begin{bmatrix} D_{BE,1,f} - D_{BE,1} \end{bmatrix}$
$D_{BE,2,f} - D_{BE,2} = \beta_2 - \beta_3$	0	1	-1	0	0	0	0	0	0	0	0	0	0	0	0	β_2		$D_{BE,2,f} - D_{BE,2}$
$D_{BE,3,f} - D_{BE,3} = \beta_3 - \beta_4$	0	0	1	-1	0	0	0	0	0	0	0	0	0	0	0	β_3		$D_{BE,3,f} - D_{BE,3}$
$D_{BE,4,f} - D_{BE,4} = \beta_4 - \beta_5$	0	0	0	1	-1	0	0	0	0	0	0	0	0	0	0	β_4		$D_{BE,4,f} - D_{BE,4}$
$D_{BE,5,f} - D_{BE,5} = \beta_5 - \beta_6$	0	0	0	0	1	-1	0	0	0	0	0	0	0	0	0	β_5		$D_{BE,5,f} - D_{BE,5}$
$D_{BE,6,f} - D_{BE,6} = \beta_6 - \beta_7$	0	0	0	0	0	1	-1	0	0	0	0	0	0	0	0	β_{6}		$D_{BE,6,f} - D_{BE,6}$
$D_{BE,7,f} - D_{BE,7} = \beta_7 - \beta_8$	0	0	0	0	0	0	1	-1	0	0	0	0	0	0	0	β_7		$D_{BE,7,f} - D_{BE,7}$
$D_{BE,8,f} - D_{BE,8} = \beta_8 - \beta_9$	0	0	0	0	0	0	0	1	-1	0	0	0	0	0	0	β_{8}	=	$D_{BE,8,f} - D_{BE,8}$
$D_{BE,9,f} - D_{BE,9} = \beta_9 - \beta_{10}$	0	0	0	0	0	0	0	0	1	-1	0	0	0	0	0	β_9		$D_{BE,9,f} - D_{BE,9}$
$D_{BE,10,f} - D_{BE,10} = \beta_{10} - \beta_{11}$	0	0	0	0	0	0	0	0	0	1	-1	0	0	0	0	eta_{10}		$D_{BE,10,f} - D_{BE,10}$
$D_{BE,11,f} - D_{BE,11} = \beta_{11} - \beta_{12}$	0	0	0	0	0	0	0	0	0	0	1	-1	0	0	0	β_{11}		$D_{BE,11,f} - D_{BE,11}$
$D_{BE,12,f} - D_{BE,12} = \beta_{12} + \beta_{13}$	0	0	0	0	0	0	0	0	0	0	0	1	-1	0	0	β_{12}		$D_{BE,12,f} - D_{BE,12}$
$D_{BE,13,f} - D_{BE,13} = \beta_{13} - \beta_{14}$	0	0	0	0	0	0	0	0	0	0	0	0	1	-1	0	β_{13}		$D_{BE,13,f} - D_{BE,13}$
$D_{BE,14,f} - D_{BE,14} = \beta_{14} - \beta_{15}$	0	0	0	0	0	0	0	0	0	0	0	0	0	1	-1	β_{14}		$D_{BE,14,f} - D_{BE,14}$
$D_{BE,15,f} - D_{BE,15} = \beta_{15} + \beta_1$	[1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	β_{15}		$\left[D_{BE,15,f} - D_{BE,15}\right]$

C Solving for β_j is straight forward and does not require multiplication.



Capacitor Mismatch Calibration (6)

\Box Thus β_i can be obtained as follows without the need of multipliers:

Combining the bits with appropriate β_i :

- Flash ADC output tells us which region the analog voltage is in.
- The above information can be used appropriately combine the bits.



Gain Calibration for Multi-bit MDAC





Computation of α



• We already have these values from previous measurements

$$egin{aligned} D_{1,b} - D_{1,a} &= eta_1 - eta_2 \ D_{2,b} - D_{2,a} &= eta_2 - eta_3 \ dots \ D_{15,b} - D_{15,a} &= eta_{15} + eta_1 \end{aligned}$$



Bibhudatta Sahoo

103

Computation of C_{16}/C_{eq}

• Swap C_1 and C_{16} :





Gain Error Calibration (1)



Gain Error Calibration (2)

 \Box We can rewrite β_1 to β_{15} in terms C₁ to C₁₆ as shown below:

Solving the two matrices we can obtain $C_i/(C_F - C_X)$ where, $C_x = \frac{C_F + C_P + \sum_{i=1}^{16} C_i}{\sqrt{16}}$ for i=1 to 16.

for i=1 to 16.
Gain error,
$$\alpha = \sum_{i=1}^{16} \frac{C_i}{C_F - C_X}$$



Gain Error Calibration – 1.5 bit stages

□ Backend stages → need gain error calibration.

Perturbation based calibration [1]:

D Applying V_{IN} we get D_{θ} and $D_{BE\theta}$.

Applying $(V_{IN} + \Delta)$ we get D_1 and D_{BE1} .

Applying Δ we get D_{θ} and $D_{BE\Delta}$.

 \Box V_{IN} and $(V_{IN} + \Delta)$ should produce different codes.

Thus, gain error γ is obtained as follows:

$$(V_{IN} + \Delta) - V_{IN} - \Delta = 0$$

$$\Rightarrow D_1 + \gamma D_{BE1} - D_0 - \gamma D_{BE0} - D_0 - \gamma D_{BE\Delta} = 0$$

$$\Rightarrow \gamma = \frac{D_1}{D_{BE0} + D_{BE\Delta} - D_{BE1}}$$

[1] B. Sahoo and B. Razavi, "A 12-Bit 200-MHz CMOS ADC," IEEE Journal of Solid-State Circuits, vol. 44, pp. 2366-2380, Sept. 2009



Gain Calibration for 1.5-bit Non-flip-around MDAC


1.5-Bit Stages



C_S and C_F cannot be swapped to obtain gain as it would lead to over-range.





Calibration Algorithm* (1.5-Bit Stages)



* B. Sahoo and B. Razavi, IEEE Journal of Solid-State Circuits, vol. 44, pp. 2366-2380, Sept. 2009



1.5-Bit Stages - Computing Inverse Gain $(1/\alpha)$



• Apply ΔV

$$D_a = D_{sub,a} + rac{1}{lpha} D_{BE,a}$$

 Apply V_{REF}/4, force comparator output to be "0"

$$D_b = D_{sub,b} + rac{1}{lpha} D_{BE,b}$$

 Apply (V_{REF}/4+∆V), force comparator output to be "1"

$$D_c = D_{sub,c} + rac{1}{lpha} D_{BE,c}$$

Inverse Gain :
$$rac{1}{lpha} = rac{D_{sub,c}}{D_{BE,a} + D_{BE,b} - D_{BE,c}}$$

Obtained using Newton-Raphson iterative method instead of division.



Gain Calibration for 1.5-bit Flip-around, 2.5-bit, etc. MDAC



Gain Calibration for 1.5-bit Flip-around MDAC (1)



- **β** can be solved by applying V_{T1} or V_{T2} and forcing the corresponding comparator to "1" or "0".
- Unlike, an N-bit architecture as mentioned earlier we cannot swap the capacitors here to solve for α .

• Swapping capacitors changes the denominator $C_2 + \frac{C_1 + C_2 + C_P}{A}$ to $C_1 + \frac{C_1 + C_2 + C_P}{A}$

* C. Ravi, V. Sarma, and B. Sahoo," IEEE NEWCAS, June 2015

Bibhudatta Sahoo

113

Gain Calibration for 1.5-bit Flip-around MDAC (2)



$$V_{out} = \alpha V_R - \beta V_R \implies V_{out} = \frac{C_2}{C_2 + \frac{C_1 + C_2 + C_P}{A}} V_R \implies D_{BE} = \frac{C_2}{C_2 + \frac{C_1 + C_2 + C_P}{A}}$$

The β obtained using the comparator forcing algorithm can be added to the above D_{BE} measurement to obtain α

* C. Ravi, V. Sarma, and B. Sahoo," IEEE NEWCAS, June 2015



Gain Calibration for 2.5-bit Flip-around MDAC



$$V_{out} = \frac{\sum_{i=1}^{8} C_i V_{in}}{C_7 + C_8 + \frac{\sum_{i=1}^{8} C_i + C_P}{A}} - \frac{\sum_{i=1}^{6} T_i C_i}{C_7 + C_8 + \frac{\sum_{i=1}^{8} C_i + C_P}{A}} V_R$$

$$\implies V_{out} = \alpha V_{in} - \beta_i V_R$$

* C. Ravi, V. Sarma, and B. Sahoo," IEEE NEWCAS, June 2015

- Comparator forcing based calibration technique is used to obtain β_1 to β_6 .
- Just as in 1.5-bit flip-around topology swapping capacitor changes the denominator and hence cannot be used to solve for the gain *α*.
- Applying the full-scale input to the MDAC and digitizing the output using the backend we obtain,

$$D_{BE} = \frac{C_7 + C_8}{C_7 + C_8 + \frac{\sum_{i=1}^8 C_i + C_P}{A}}$$

Now, $\beta_6 = \frac{\sum_{i=1}^6 C_i}{C_7 + C_8 + \frac{\sum_{i=1}^8 C_i + C_P}{A}}$.

Can be extended to 3.5-bit.



Calibration at Full-Speed

- Speed of existing calibration methods are limited by
 - Circuitry which applies the calibration inputs
- Calibration at low speed doesn't capture the error in residue
 - Due to insufficient settling of the op amp at high frequency
 - Incorrect gain estimation
- □ In order to facilitate calibration at full-speed the calibration voltages have to be generated using capacitors switching to $\pm V_R$.
- This eliminates the resistor ladder to generate the calibration voltages.

* C. Ravi, V. Sarma, and B. Sahoo," IEEE NEWCAS, June 2015



Calibration Signal Generation for 1.5-bit Stage (1)



- Split the sampling capacitor and the feedback capacitor into two equal unit capacitors
- During normal operation

- Sampling phase: Input is sampled onto all the capacitors
- Amplification phase: 2 capacitors are flipped around
- Remaining two capacitors switch to KV_R





Calibration Signal Generation for 1.5-bit Stage (2)



- During Calibration,
 - Sampling phase: -V_R sampled onto one sampling capacitors
 - Remaining capacitors connected to ground for applying $V_{T1} = -V_R/4$.
 - Amplification phase: Two capacitors connected to KV_R
 - Two capacitors flipped around
- Resulting residue voltage is $V_{out} = \frac{-V_R C_1 + K V_R (C_1 + C_2)}{C_3 + C_4 + \frac{C_1 + C_2 + C_3 + C_4}{A}}$
- This residue is same as if $V_{IN} = -V_R/4$ is applied

* C. Ravi, V. Sarma, and B. Sahoo," IEEE NEWCAS, June 2015



Calibration Signal Generation for 1.5-bit Stage (3)

Bibhudatta Sahoo



- Similarly, we can mimic the generation of $V_{T2} = V_R/4$ by
 - Applying V_R to one sampling capacitor
 - Remaining connected to ground

* C. Ravi, V. Sarma, and B. Sahoo," IEEE NEWCAS, June 2015



Calibration Signal Generation for 2.5-bit Stage



- Calibration voltages for 2.5-bit stage architecture
 - $\Box \pm 5V_R/8, \pm 3V_R/8, \text{ and } \pm V_R/8$
 - □ Represented as $nAV_R/8$, where, A = -1 for V_{T1} to V_{T3} , A = 1 for V_{T4} to V_{T6} , and n = 5, 3, 1
- **D** To apply V_{T1} , A = -1 and n = 5
- Resulting residue is

$$V_{out} = \frac{\sum_{i=1}^{5} C_i (-V_R) - \sum_{i=1}^{6} C_i V_R}{C_7 + C_8 + \frac{\sum_{i=1}^{8} C_i}{A}}$$

- Equivalent to applying $V_{T1} = -5V_R/8$
- Similar technique applied to 3.5-bit stage

* C. Ravi, V. Sarma, and B. Sahoo," IEEE NEWCAS, June 2015



Foreground Vs Background

- Capacitor mismatch does not change with supply voltage and temperature
 - ➔ Power up foreground calibration is sufficient.
- Op amp gain changes with supply voltage and temperature
 Background calibration is a necessity.



Background Gain Calibration for Multi-bit, 1.5-bit, 2.5-bit, etc. MDACs



Pipeline Stage I/O Characteristic

□ The input output characteristic of a 4-bit stage is:



$$V_{OUT} = \frac{\sum_{m=1}^{10} C_m V_{IN} - \sum_{m=1}^{10} C_m A_{m,j} V_R}{C_F - \frac{C_F + C_P + \sum_{m=1}^{16} C_m}{A}}$$

$$\Rightarrow V_{OUT} = \alpha V_{IN} - \frac{\sum_{m=1}^{15} C_m A_{m,j} V_R}{C_F - \frac{C_F + C_P + \sum_{m=1}^{16} C_m}{A}}$$

$$\Rightarrow V_{OUT} = \alpha V_{IN} - \beta_j V_R,$$

where $\beta_j = \frac{\sum_{m=1}^{15} C_m A_{m,j} V_R}{C_F - \frac{C_F + C_P + \sum_{m=1}^{16} C_m}{A}}$ and $\alpha = \frac{\sum_{i=1}^{16} C_m}{C_F - \frac{C_F + C_P + \sum_{m=1}^{16} C_m}{A}}.$

Dividing both sides by V_R we get,

$$D_{BE} = \alpha D_{IN} - \beta_j$$
$$\Rightarrow D_{IN} = \frac{D_{BE}}{\alpha} + \gamma_j$$

where,

- γ_i is the capacitor mismatch \rightarrow independent of op amp gain
- $\dot{\alpha}$ is the gain (G_1) \rightarrow function of op amp gain.



Proposed Calibration Algorithm

- □ Initially estimate the gain ($\alpha = G_1$) and the capacitor mismatch (γ_j) in the foreground using the calibration technique in γ .
- **Then estimate the inter-stage gain** α , in the background.



^rB. Sahoo, and B. Razavi, "A 10-bit 1-GHz 33-mW CMOS ADC," *IEEE JSSC*, June 2013.





Pipelined Stage Residue Characteristic with MDAC Gain Variation



2-bit MDAC residue characteristics $V_{\rm res}$ Vs $V_{\rm in}$ with Gain variation



2-bit MDAC residue characteristics $D_{\rm BE}$ Vs $V_{\rm in}$ with Gain variation

- □ MDAC gain (α) changes → slope of the residue characteristic changes.
- **Residue quantized by an ideal** *M*-bit back-end to give a digital estimate, D_{BE} ,

$$D_{BE \text{ min}} = 2^{M-2}$$
 and $D_{BE \text{ max}} = 3 \times 2^{M-2}$ -1

- $\Box \quad \text{Ideally } \alpha = D_{BE_{\text{max}}}/V_{LSB}/2.$
- **D** Parameter drift changes $D_{BE \min}$ and $D_{BE \max}$.



Calibration Algorithm

- Estimate the MDAC gain, α in the foreground mode using technique in ^Υ.
- Estimate $D_{BE,max1}$ in the background mode, immediately after the foreground calibration is done. Thus, $\alpha = D_{BE,max1}/V_{LSB}/2$.
- □ Calibration engine keeps on estimating $D_{BE,max}$. If the gain drifts a new back-end maximum, $D_{BE,max2}$ is obtained, resulting in $\alpha_{new} = D_{BE,max2}/V_{LSB}/2$.
- Thus,

$$\frac{\alpha_{new}}{\alpha} = \frac{D_{\max 2}}{D_{\max 1}} \longrightarrow \alpha_{new} = \alpha \frac{D_{\max 2}}{D_{\max 1}}$$

^rB. Sahoo, and B. Razavi, "A 10-bit 1-GHz 33-mW CMOS ADC," *IEEE JSSC*, June 2013.



Effect of Non-Idealities

- □ The estimation of $D_{BE,MAX}$ can be corrupted due to the following non-idealities:
 - Comparator Offset
 - Capacitor mismatch
 - Thermal Noise



Effect of Comparator Offset

- With comparator offset maximum backend code changes from region to region, but slope in each region is the same.
- Maximum in any one region gives the accurate estimate of inter-stage gain
- The region should be such that the calibration can work even with lower signal swing
- For 2-bit MDAC, characteristic corresponding to output code of 1 or 2 is chosen
- For 3-bit and 4-bit MDACs calibration would work for 1/4th and 1/8th of the signal swing.

Proposed calibration would thus require a minimum swing that is either 12 dB or 18 dB below full scale.





Effect of Capacitor Mismatch

- Capacitor mismatch changes the residue/back-end characteristic.
- Although the slope is the same in each region the maximum in each region is different.
- Calibration obtains the maximum back-end code for a particular region





Effect of Thermal Noise

Thermal noise corrupts the measurement

of $D_{\text{BE,max}}$.

- Histogram of the back-end code estimates the true maximum code and eliminates the absolute maximum code.
- For a noisy bin to have the same height as that of a noiseless bin, the thermal noise should have a variance, σ_{NTH} > 10 LSB → SNR degradation of approx. 30 dB.

Noisy bins cannot be of the same height as noiseless bins



सिडेक Analog VLSI 2017

Multi-stage Gain Calibration



- □ Algorithm first calibrates the 2nd stage that has an ideal back-end
- Consider the 2nd stage onwards as an ideal back-end and calibrate the 1st stage
- Calibration starts from the later stages and moves to the 1st stage



Digital Hardware Complexity

- Histogram requires counters and finding the maximum requires comparators.
- □ For M-bit back-end, do we need 2^M comparators and counters! No ☺



- Foreground calibration gives an initial estimate of D_{BE,max} and noise corrupts this by maximum of ±10 to ±20 back-end codes
- Hence maximum of 40 digital comparators and counters used
- Division operation is realized using Newton-Raphson technique, which requires a multiplier and adder



Simulation Setup



- Proposed calibration technique applied to the first 2 stages with the remaining two stages acting as an ideal back-end.
- Circuit noise has been added to each stage of the pipeline to limit the effective number of bits (ENOB) to 11.3 bits. SIMULATION PARAMETERS

Stage	Op amp	3σ –Comparator	3σ – Capacitor
No	gain	Offset	Mismatch
1	$100\pm20\%$	15 mV	3%
2	$100\pm20\%$	15 mV	3%



Simulation Results (1)

- Fig (a) shows the histogram of the output of stage-1 simulated with an op amp gain of 100 i.e., 40 dB and an ideal 9 bit back-end
- Fig (b) shows the histogram with stage-1 op amp gain changed to 80 i.e., 20 % reduction in gain.
- Used sine wave as an input signal for this.
- For ramp and random Inputs similar histograms can be obtained.





Simulation Results (2)



Op amp Nonlinearity Calibration



Op Amp Modeling

Nonlinear op amp input-output characteristic,

$$V_{out} = \alpha_1 V_{in} + \alpha_2 V_{in}^2 + \alpha_3 V_{in}^3$$

Inverse given by,

$$V_{in} = \sum_{i=0}^{\infty} \beta_i V_{out}^i$$

$$\Rightarrow V_{in} = \sum_{i=0}^{\infty} \beta_i \left(\alpha_1 V_{in} + \alpha_2 V_{in}^2 + \alpha_3 V_{in}^3 \right)$$

G For a weakly nonlinear system we have,

$$V_{in} = \beta_1 V_{out} + \beta_2 V_{out}^2 + \beta_3 V_{out}^3$$

where,

$$\beta_1 = \frac{1}{\alpha_1}, \beta_2 = \frac{-\alpha_2}{\alpha_1^3}, \beta_3 = \frac{2\alpha_2^2}{\alpha_1^5} - \frac{\alpha_3}{\alpha_1^4}$$

B. Sahoo and B. Razavi, IEEE JSSC, vol. 44, pp. 2366-2380, Jan. 2009.



MDAC for 1.5-b/stage (1)



$$V_{out} = \frac{1 + \frac{C_s}{C_F}}{1 + \frac{1}{A} \left(1 + \frac{C_s}{C_F} + \frac{C_x}{C_F}\right)} V_{in} + \frac{\frac{C_s}{C_F}}{1 + \frac{1}{A} \left(1 + \frac{C_s}{C_F} + \frac{C_x}{C_F}\right)} k V_{REF}$$

$$V_{out} = \frac{\frac{C_s}{C_F}}{1 + \frac{1}{A} \left(1 + \frac{C_s + C_X}{C_F}\right)} \left(V_{in} - kV_{REF}\right)$$

Conservation of charge gives:

$$C_{S}V_{in} = (kV_{REF} - V_{X})C_{S} + V_{X}C_{X} + (V_{out} - V_{X})C_{F}$$
$$V_{in} = kV_{REF} + \left[\frac{C_{F}}{C_{S}} + \beta_{1}\gamma\right]V_{out} + \beta_{2}\gamma V_{out}^{2} + \beta_{3}\gamma V_{out}^{3}$$

where,

$$\gamma = \frac{C_x + C_F}{C_s} - 1$$

B. Sahoo and B. Razavi, IEEE JSSC, **vol. 44**, **pp. 2366-2380**, **Jan. 2009**.

Bibhudatta Sahoo

CDAC Analog VLSI 2017

138

MDAC for 1.5-b/stage (2)



• Defining $D_{in} \equiv V_{in}/V_{REF}$ and $D_{out} \equiv V_{out}/V_{REF}$ the input-output characteristic is given by,

$$D_{in} = D_1 + \eta_1 D_{out} + \eta_2 D_{out}^2 + \eta_3 D_{out}^3$$

where,
$$\eta_1 = \frac{C_F}{C_S} + \gamma \beta_1, \eta_2 = \gamma \beta_2, \eta_3 = \gamma \beta_3$$

Calibration thus estimates the coefficients of D_{out} .

B. Sahoo and B. Razavi, IEEE JSSC, vol. 44, pp. 2366-2380, Jan. 2009.



Pipelined ADC Modeling (1)



140

Pipelined ADC Modeling (2)



Recursive relation can be written as,

$$D_{out} = D_{in,1}$$

$$D_{in,1} = D_1 + \eta_{1,1} D_{out,1} + \eta_{3,1} D_{out,1}^3$$

$$D_{in,2} = D_2 + \eta_{1,2} D_{out,2} + \eta_{3,2} D_{out,2}^3$$

$$D_{in,3} = D_3 + \sum_{i=3}^{15} \prod_{j=3}^{i} \eta_{1,j} D_{i+1}$$

B. Sahoo and B. Razavi, IEEE JSSC, vol. 44, pp. 2366-2380, Jan. 2009.



FIR Filter Implementation



B. Sahoo and B. Razavi, IEEE JSSC, vol. 44, pp. 2366-2380, Jan. 2009.



Calibration Concept (1)



- □ V_{in1} → $D_1 = D_{1,1} + f_1^{-1} (D_{BE1})$
- $\Box V_{in1} + \Delta V \qquad \Rightarrow D_2 = D_{1,1,\Delta} + f_1^{-1}(D_{BE2})$
- $\Box \Delta V \qquad \Rightarrow D_{\Delta} = D_{1,\Delta} + f_1^{-1} (D_{BE\Delta})$
- □ Cost function → $\varepsilon = (D_A (D_1 D_2))^2$
- **\Box** Repeat above measurement for various values of $V_{in,i}$.

B. Sahoo and B. Razavi, IEEE JSSC, vol. 44, pp. 2366-2380, Jan. 2009.



Calibration Concept (2)



B. Sahoo and B. Razavi, IEEE JSSC, vol. 44, pp. 2366-2380, Jan. 2009.


Calibration Concept (3)



- Addition or subtraction of perturbation voltage ΔV at all input levels causes residue overflow.
- ΔV is subtracted for $V_{in} > -V_{REF}/4$ and is added otherwise.

B. Sahoo and B. Razavi, IEEE JSSC, vol. 44, pp. 2366-2380, Jan. 2009.



Properties of Cost Function (1)



• The output computed for $V_{in,j}$, $V_{in,j}+\Delta V$ and ΔV is given by,

$$D_{out,j} = D_{1,j} + \eta_1 D_{BE,j}$$
$$D_{out,j,\Delta} = D_{1,j,\Delta} + \eta_1 D_{BE,j,\Delta}$$
$$D_{out,\Delta} = D_{1,\Delta} + \eta_1 D_{BE,\Delta}$$

B. Sahoo and B. Razavi, IEEE JSSC, vol. 44, pp. 2366-2380, Jan. 2009.

• Mean squared error is given as,

$$\epsilon_{MSE}^2 = \frac{1}{128} \sum_{j=1}^{120} [|D_{out,j} - D_{out,j,\Delta}| - D_{out,\Delta}]^2$$



Properties of Cost Function (2)



• The output computed for $V_{in,j}$, $V_{in,j}+\Delta V$ and ΔV is given by,

$$D_{out,j} = D_{1,j} + \eta_1 \left(D_{2,j} + \eta_2 D_{BE,j} \right)$$
$$D_{out,j,\Delta} = D_{1,j,\Delta} + \eta_1 \left(D_{2,j,\Delta} + \eta_2 D_{BE,j,\Delta} \right)$$
$$D_{out,\Delta} = D_{1,\Delta} + \eta_1 \left(D_{2,\Delta} + \eta_2 D_{BE,\Delta} \right)$$

B. Sahoo and B. Razavi, IEEE JSSC, vol. 44, pp. 2366-2380, Jan. 2009.

सा उँक Analog VLSI ट्रिट्ट्

Properties of Cost Function (3)



- Capacitor mismatch leads to asymmetric MSE curve.
- A minimum still exists.
- Can be extended to *N* stages having both gain error and nonlinearity with the overall ε_{MSE} still displaying a minimum.

B. Sahoo and B. Razavi, IEEE JSSC, vol. 44, pp. 2366-2380, Jan. 2009.



Blind LMS Algorithm

- Initial estimate of the gain error and the nonlinear coefficient provided to the LMS engine.
- **Digital bits corresponding to** $V_{in j}$ and $V_{in j} + \Delta V$ stored in a memory to be retrieved by LMS engine.
- Calibration signals V_{in_j} and $V_{in_j} + \Delta V$ applied at full clock rate
 - Corrects for incomplete settling components in the MDAC.
- **LMS** machine runs at slow rate $(f_s/16)$.



B. Sahoo and B. Razavi, IEEE JSSC, vol. 44, pp. 2366-2380, Jan. 2009.

Radix Based Calibration (1)



J. Li and Un-Ku Moon, IEEE TCAS-I, vol. 50, pp. 531-538, Sept. 2003.

kshop on ざまらの Analog VLSI C**DAC** 2017

Radix Based Calibration (2)



Representation of the pipelined ADC with each stage using 1.5-bit non-flip around topology.

❑ The digital output can be represented as:

 $D_0 = D_n + D_n(ra) + D_n(ra)^2 + \dots + D_1(ra)^{n-1}$

where, $ra = (1 + \delta)(2 + \alpha)$ and reference voltage of each stage is scaled.

□ Since the reference is scaled for each stage this is not attractive.

However if each stage uses a non-flip-around topology then,

 $D_0 = D_n + D_n(ra) + D_n(ra)^2 + \dots + D_1(ra)^{n-1}$

where, $ra = (1 + \delta)(2 + \alpha)$ and reference voltage of each stage is not scaled.

J. Li and Un-Ku Moon, IEEE TCAS-I, vol. 50, pp. 531-538, Sept. 2003.



Radix Based Calibration (3)



The new radix is $ra = (1 + \beta_i)(1 + \delta_i) \frac{(2 + \alpha_{i+1})}{(1 + \beta_{i+1})}$.

□ The reference voltage is not scaled from stage-to-stage.

J. Li and Un-Ku Moon, IEEE TCAS-I, vol. 50, pp. 531-538, Sept. 2003.

kshop on Missip Analog VLSI CDAC 2017

Radix Based Calibration (4)



J. Li and Un-Ku Moon, IEEE TCAS-I, vol. 50, pp. 531-538, Sept. 2003.

kshop on ざまらの Analog VLSI こつのて 2017

Radix Based Calibration (5)

- Large convergence time as D_{BE} has to be correlated for a long time to guarantee that P_N⊗D_{res} vanishes.
- Generation of precise analog voltage $\pm V_{PN}$ whose digital value is PN.
- Reduction in dynamic range of the ADC due to injection of pseudorandom voltage ±V_{PN}.

J. Li and Un-Ku Moon, IEEE TCAS-I, vol. 50, pp. 531-538, Sept. 2003.





- **The 12-bit pipelined ADC incorporates:**
 - 3-bit stage-1 realized using open-loop amplifier.
 - 1-bit stage-2 (with 1 redundant bit to incorporate the signal injection for calibration).
 - Seven 1.5-bit stages
 - 3-bit flash ADC.
- Although 14-bits of raw data the last two bits are used for calibration purpose.
- Only stage-1 is calibrated for linear gain error and nonlinearity.
- All other stages form an ideal Back-end ADC.



Open Loop Op amp Nonlinearity Calibration (2) Vos a₃V³



- Stage-1 that incorporates an open-loop amplifier is modeled as per the above block diagram with various error sources:
 - $V_{0S} \rightarrow$ op amp offset
 - $\Delta \rightarrow$ gain error \rightarrow modeled by calibration parameter p_1 .
 - $a_3 \rightarrow 3^{rd}$ order nonlinear term of the open-loop op amp.

B. Murmann and B. E. Boser, IEEE JSSC, vol. 38, pp. 2040-2050, Dec. 2003.



Open Loop Op amp Nonlinearity Calibration (3)



$$p_2=\frac{a_3}{(2^3-\Delta)^3}$$

B. Murmann and B. E. Boser, IEEE JSSC, vol. 38, pp. 2040-2050, Dec. 2003.

代 3の Analog VLSI こつのC 2017



where, D_b is the back-end ADC output and the calibration engine estimates p_2 .

B. Murmann and B. E. Boser, IEEE JSSC, vol. 38, pp. 2040-2050, Dec. 2003.



Open Loop Op amp Nonlinearity Calibration (5)







I V_{res1} can generate two curves based on the digital random-bit MODE.

- In order to accommodate the two transfer curves and not saturate the back-end ADC stage-2 has 1-bit of redundancy.
- □ The residue characteristic with nonlinearity shows compression.
- □ Nonlinearity is overcome if $h_1 = h_2$, i.e. the distance between the two residue characteristic is constant at all points.
- Its sufficient to estimate the distance at the center and at the extremes.

B. Murmann and B. E. Boser, IEEE JSSC, vol. 38, pp. 2040-2050, Dec. 2003.





Open Loop Op amp Nonlinearity Calibration (6)







- minimizes the MSE of $(H_1 H_2)$.
- \square ($H_1 H_2$) is a function of p_2 as per

$$e(D_b) = D_b - 2\sqrt{-\frac{1}{3p_2}\cos\left[\frac{\pi}{3} + \frac{1}{3}\cos^{-1}\left(\frac{D_b}{2\sqrt{-\frac{1}{27p_2}}}\right)\right]}$$

B. Murmann and B. E. Boser, IEEE JSSC, vol. 38, pp. 2040-2050, Dec. 2003.

सिंडेक CDAC 2017

Open Loop Op amp Nonlinearity Calibration (8)

- Requires that the inputs be sufficiently busy, i.e., the analog input to the ADC be such that it exercises all the ADC levels. If the signal is not full scale then the calibration cannot estimate the nonlinearity.
- As shown below in the residue characteristic of stage-1, if the signal is within 1/16th of the full scale then also it exercises the full-scale of the back-end ADC and hence estimates the nonlinearity.



The open-loop amplifier is very susceptible to gain variation due to temperature. If the LMS loop has a smaller time-constant as opposed to the gain variation then the calibration works.



10-bit 500 MHz 55 mW CMOS ADC (1)



- □ All stages use 1.5-bit flip-around topology.
- Gain error, capacitor mismatch, and op amp nonlinearity correction done in the 1st two stages.
- Gain error and capacitor mismatch calibration done in stage 3 to 6.
- No calibration for the remaining stages.
- LMS is used to do gain error and op amp nonlinearity calibration.



10-bit 500 MHz 55 mW CMOS ADC (2)



A.Verma and B. Razavi, IEEE JSSC, vol. 44, pp. 3039-3050, Nov. 2009.

- Calibration requires a precision DAC.
 - For the 10-bit system here the reference DAC has to be 11-bit linear
- Calibration applies $\pm V_R/2$, $\pm V_R/4$, and 0 from the reference DAC to stage-*j* for calibration.
- Stage-*j* is configured in multiply-by-2 configuration.
- The digitized output of stage-j is given by

$$D_{tot} = \alpha_1 D_{BK} + \alpha_3 D_{BK}^3$$

 \square α_1 and α_3 are updated using the following LMS equation:

$$\alpha_{1}(k+1) = \alpha_{1}(k) + \mu(D_{cal} - D_{tot})D_{BK}$$

$$\alpha_{3}(k+1) = \alpha_{3}(k) + \mu(D_{cal} - D_{tot})D_{BK}^{3}$$



10-bit 500 MHz 55 mW CMOS ADC (3)



A. Verma and B. Razavi, IEEE JSSC, vol. 44, pp. 3039-3050, Nov. 2009.



10-bit 500 MHz 55 mW CMOS ADC (4)





10-bit 500 MHz 55 mW CMOS ADC (5)

Calibration requires a precision DAC.

- For a10-bit system the reference DAC has to be 11-bit linear
- For a 12-bit system the reference DAC has to be 13-bit linear
- Difficult to realize highly linear and precise DACs
- The calibration technique cannot be used to calibrate more than 10-bit systems.
- ❑ Calibration applies signals from the resistor ladder → calibration cannot be run at the full-speed of the ADC because of the RC-settling issue.
- High frequency settling behavior of the op amps is not captured.

A. Verma and B. Razavi, IEEE JSSC, vol. 44, pp. 3039-3050, Nov. 2009.



Thank You





Scaling Trends:

[1] S. Borkar, "Design challenges of technology scaling," *IEEE Micro*, vol. 19, no. 4, pp. 23–29, 1999.

[2] K. Bult, "The Effect of Technology Scaling on Power Dissipation in Analog Circuits," in Analog Circuit Design, M. Steyaert, et. al., Eds. Springer, 2006, pp. 251–290.

[3] B. Murmann, "ADC Performance Survey 1997-2013." [Online]. Available:

http://www.stanford.edu/~murmann/adcsurvey.html.

[4] B. Murmann, "Limits on ADC Power Dissipation," in Analog Circuit Design, M. Steyaert, A. H. M. Roermund, and J. H. van Huijsing, Eds. Springer, 2006.

[5] T. Sundstrom, B. Murmann, and C. Svensson, "Power Dissipation Bounds for High-Speed Nyquist Analog-to-Digital Converters," *IEEE Trans. Circuits and Systems-I*, vol. 56, pp. 509–518, Mar. 2009.

[6] P. Kinget and M. Steyaert, "Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits," *Proc. CICC*, 1996, pp. 333–336.

[7] M. J. M. Pelgrom, H. P. Tuinhout, and M. Vertregt, "Transistor matching in analog CMOS applications," *Proc. IEDM*, 1998, pp. 915–918.

[8] E. A. Vittoz, "Future of analog in the VLSI environment," Proc. ISCAS, 1990, pp. 1372–1375.

[9] B. J. Hosticka, "Performance comparison of analog and digital circuits," *Proc. of the IEEE*, vol. 73, no. 1, pp. 25–29, 1985.

[10] E. A. Vittoz and Y. P. Tsividis, "Frequency-Dynamic Range-Power," in Trade-Offs in Analog Circuit Design, C. Toumazou, et. al., Eds. Boston: Kluwer Academic Publishers, 2002, pp. 283–313.

[11] A. Marques, V. Peluso, M. Steyaert, and W. Sansen, "Analysis of the trade-off between bandwidth, resolution, and power in $\Delta\Sigma$ analog to digital converters," *Proc. ICECS*, 1998, pp. 153–156.



12. Y. Chiu, "Scaling of analog-to-digital converters into ultra-deep submicron CMOS," *Proc. CICC*, pp. 375-382, Sep. 2005.

13. A.-J. Annema, et al., "Analog Circuits in Ultra-Deep-Submicron CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 132-143, Jan. 2005.

Pipelined ADC–Overview and Design Strategies:

[14] Stephen H. Lewis, "Video-Rate Analog-to-Digital Conversion Using Pipelined Architectures", PhD Thesis, University of California, Berkeley, 1987

[15] Thomas Cho, "Low-Power Low-Voltage Analog-to-Digital Conversion Techniques Using Pipelined Architectures", PhD Thesis, University of California, Berkeley, 1995

[16] D. W. Cline, "Noise, Speed, and Power Trade-offs in Pipelined Analog-to-Digital Converters", PhD Thesis, University of California, Berkeley, 1995

[17] Rudy Van D Plassche, "CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters", Springer, 2nd edition, 2003

[18] I. Mehr and L. Singer, "A 55-mW, 10-bit, 40-Msample/s Nyquist-Rate CMOS ADC ", *IEEE J. Solid-State Circuits*, vol. 35, pp. 318 – 325, Mar 2000.

[19] Hirotomo Ishii, Ken Tanabe, Tetsuya Iida, "A 1.0V 40mW 10b 100MS/s Pipeline ADC in

90nm CMOS", IEEE CICC, pp. 395-398, Sept. 2005

[20] B. Sahoo and B. Razavi, "A Fast Simulator for Pipelined A/D Converters," Proc. Midwest Symp. on Circuits and Systems, pp. 402-406, August 2009.

[21] D. Y. Chang, "Design Techniques for a Pipelined ADC Without Using a Front-End Sampleand-Hold Amplifier", *IEEE Trans. on Circuits and Systems-I*, vol. 51, no. 11, pp. 2123–2132, Nov. 2004.



[22] B. Razavi, "Principles of Data Conversion System Design", Wiley-IEEE Press; 1 edition, 1994

[23] F. Maloberti, "Data Converters", Springer; 2007

[24] M. J. M. Pelgrom, "Analog-to-Digital Conversion", Springer; 2nd edition, 2013

Calibration Techniques for Pipelined ADCs:

[25] S-H. Lee and B-S. Song, "Digital-Domain Calibration of Multistep Analog-to-Digital Converters", *IEEE J. Solid-State Circuits*, vol. 27, pp. 1679-1688, Dec. 1992.

[26] A. Karanicolas and et. al., "A 15-b 1-Msamples/s Digitally self-calibrated Pipeline ADC", *IEEE J. Solid-State Circuits*, vol. 28, pp. 1207–1215, Dec 1993.

[27] P. C. Yu and H.-S. Lee, "A 2.5-V, 12-b, 5-MSsamples/s Pipelined CMOS ADC", *IEEE J. Solid-State Circuits*, vol. 31, no. 12, pp. 1854 – 1861, Dec. 1996.

[28] U.-K. Moon and B.-S. Song, "Background Digital Calibration Techniques for Pipelined ADC's", *IEEE Trans. Circuits Syst. II*, vol. 44, pp. 102–109, Feb. 1997.

[29] J. M. Ingino and B. A. Wooley, "A Continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converter", *IEEE J. Solid-State Circuits*, vol. 33, pp. 1920–1931, Dec. 1998.

[30] O. E. Erdogan, P. J. Hurst, and S. H. Lewis, "A 12-b Digital-Background-Calibrated Algorithmic ADC with 90-dB THD", *IEEE J. Solid-State Circuits*, vol. 34, pp. 1812-1820, Dec. 1999.

[31] E. Siragusa and I. Galton, "Gain Error Correction Technique for Pipelined Analogue-to-Digital Converters", *Electronics Letters*, pp. 617–618, Mar. 2000.

[32] J. Ming and S. H. Lewis, "An 8-bit 80-Msample/s Pipelined Analog-to-Digital Converter With Background Calibration", *IEEE J. Solid-State Circuits*, vol. 36, pp. 1489-1497, Oct. 2001.



[33] J. Li and U.-K. Moon, "Background Calibration Techniques for Multistage Pipelined ADCs With Digital Redundancy", *IEEE Trans. on Circuits and Systems-II*, vol. 50, no. 9, pp. 531–538, Sept. 2003.

[34] B. Murmann and B. E. Boser, "A 12-b 75 MS/s Pipelined ADC using Open-Loop Residue Amplification", *IEEE J. Solid-State Circuits*, vol. 38, pp. 2040–2050, Dec 2003.

[35] E. Siragusa and I. Galton, "A Digitally Enhanced 1.8-V 15-bit 40-MSamples/s CMOS Pipelined ADC", *IEEE J. Solid-State Circuits*, vol. 39, pp. 2126 – 2138, Dec 2004.

[36] X. Wang, P. J. Hurst, and S. H. Lewis, "A 12-Bit 20-Msample/s Pipelined Analog-to-Digital Converter With Nested Digital Background Calibration", *IEEE J. Solid-State Circuits*, vol. 39, pp. 1799-1808, Nov. 2004.

[37] C. R. Grace, P. J. Hurst, and S. H. Lewis, "A 12b 80MS/s Pipelined ADC with Bootstrapped Digital Calibration", *IEEE J. Solid-State Circuits*, vol. 40, pp. 1038–1046, May 2005.

[38] I. Ahmed and D. A. Johns, "An 11-bit 45-MS/s, Pipelined ADC with Rapid Calibration of DAC Errors in a Multibit Pipeline Stage", *IEEE J. Solid-State Circuits*, vol. 43, no. 7, pp. 1627–1637, July 2008.

[39] B. D. Sahoo and B. Razavi, "A 12-Bit 200-MHz CMOS ADC", *IEEE J. Solid-State Circuits*, vol. 44, no. 9, pp. 2366–2380, Sept. 2009.

[40] A. Verma and B. Razavi, "A 10-b 500-MHz 55-mW CMOS ADC", *IEEE J. Solid-State Circuits*, vol. 44, no. 11, pp. 3039–3050, Nov. 2009.

[41] A. Panigada and I. Galton, "A 130 mW 100 MS/s Pipelined ADC with 69 dB SNDR Enabled by Digital Harmonic Distortion Correction", *IEEE J. Solid-State Circuits*, vol. 44, pp. 3314–3328, Dec. 2009.
[42] B. Sahoo and B. Razavi, "A 10-b 1-GHz 33-mW CMOS ADC", Symposium on VLSI Circuits Dig. Of Tech. Papers, pp. 30-31, June 2013



[43] B. Sahoo and B. Razavi, "A 10-b 1-GHz 33-mW CMOS ADC", *IEEE J. Solid-State Circuits*, vol. 48, no. 6, pp. 1442–1452, June 2013.

[44] C. Ravi, R. Thottathil, and B. Sahoo, "A Histogram Based Deterministic Digital Calibration Technique for Pipelined ADC", *27th Intl. Conf. on VLSI Design*, India, pp. 569–574, Jan. 2014.

[45] H. Wei, P. Zhang, B. Sahoo, and B. Razavi, "An 8-Bit 4-GS/s 120-mW CMOS ADC", *IEEE Journal of Solid State Circuits*, Vol. 49, No. 8, pp. 1751-1761, Aug. 2014

[46] (*invited*) B. Sahoo, "An Overview of Digital Calibration Techniques for Pipelined ADCs, *57th IEEE* International Midwest Symposium on Circuits and Systems, College Station, USA.

[47] C. Ravi, V. Sarma, and B. Sahoo, "At Speed Digital Gain Error Calibration of Pipelined ADCs", IEEE NEWCAS, June 2015

