



### Silicon on Insulator (SOI)

#### References:

- > Chapter 5 by Shahidi, Assaderaghi, Antoniadis
- K. Bernstein, N.J. Rohrer, "SOI Circuit Design Concepts," Kluwer 2000.
- > K. Bernstein, ISSCC'00 SOI Tutorial
- 2001 Microprocessor Design Workshop, lectures by C.T Chuang and R. Preston
- > Articles from Chandrakasan/Brodersen, IEEE Press 1998.



### **SOI** Devices

#### Partially depleted (PD)

- Pros:
  - Easier to manufacture (Si thickness)
  - Scalable, tolerance to variations
  - > Decoupling  $V_T$  from Si thickness
- > Cons:
  - » Floating body effects: I-V kink, parasitic bipolar effect

#### Fully depleted (FD)

- Pros:
  - Significantly reduced floating body effects
  - Sharper subthreshold S
- Cons:
  - $V_T$  is a function of the charge in the body varies
  - Manufacturability, compatibility with bulk CMOS

### Soi Microprocessors

Comp.	Processor	Freq.	Technology	Comment	Source
IBM	64b Power4	1.10 GHz	PD/SOI		ISSCC 01
			0.08 um Leff, 7LM Cu		
IBM	64b Power4	1.00 GHz	PD/SOI		IEDM 99
	(Test Chip)		0.08 um Leff, 7LM Cu		
IBM	64b Power4	1.00 GHz	PD/SOI		Hot Chip 99
			0.08 um Leff, 7LM Cu		EE Times 99
IBM	64b PowerPC	660 MHz	PD/SOI	Migration from	ISSCC 00
			0.08 um Leff, 7LM Cu	0.12 um Leff	
IBM	64b PowerPC	550 MHz	PD/SOI	Bulk 450 MHz	ISSCC 99
			0.12 um Leff, 6LM Cu	0.12 um Leff	
IBM	32b PowerPC	580 MHz	PD/SOI	Bulk 480 MHz	ISSCC 99
	(PowerPC750)		0.12 um Leff, 6LM Cu	0.12 um Leff	
Samsung	64b DEC Alpha	600 MHz	FD/SOI	Bulk 433 MHz	ISSCC 99
			0.25 um Lgate, 4LM AI	0.35 um Lgate	
DEC	StrongArm-110	230 MHz	PD/SOI	20% Perf. Over Bulk	IEDM 97
	(Core Only)	(Tester Limit)	0.35 um		

## **SOI** Design

#### Advantages:

- Less Capacitance (~5-40%)
- Lower power
- > Reduced effective  $V_{T}$ , short channel effects, body effect
- > Layout simplicity (no wells, plugs, ...)

#### Disadvantages:

- History-dependent timing
- Increased device leakage
- Body effect issues
- Self heating
- Decoupling capacitance



















### **Dynamic Circuits in SOI**

- Dynamic History
- Bipolar effect
- Less charge sharing



























































# **Decoupling Capacitor Ratios**

### ▶EV4

- > total effective switching capacitance = 12.5nF
- >128nF of de-coupling capacitance
- » de-coupling/switching capacitance ~ 10x

#### ▶EV5

- >13.9nF of switching capacitance
- > 160nF of de-coupling capacitance

#### ▶ EV6

- > 34nF of effective switching capacitance
- > 320nF of de-coupling capacitance -- not enough!

## **EV6** Decoupling Capacitance

### Design for **D**Idd= 25 A @ Vdd = 2.2 V, f = 600 MHz

- »0.32-µF of on-chip de-coupling capacitance was added
  - > Under major busses and around major gridded clock drivers
  - Occupies 15-20% of die area
- 1-µF 2-cm<sup>2</sup> Wirebond Attached Chip Capacitor (WACC) significantly increases "Near-Chip" de-coupling
  - I60 Vdd/Vss bondwire pairs on the WACC minimize inductance

47













