

Preparation Deng Yi

Contents of this brochure : The main story S9 Troubleshooting of various faults in the Operation board, how to use the test box for accurate positioning.

Range: Applies to All S9 Production, After sale, Outside the coordination repair site

One Maintenance Platform Requirements :

1, Thermostatic soldering Irons (350 - 400), Tip tip for solder chip resistor capacitors and other small patches.

2, hot air cylinder for chip disassembly welding, be careful not to heat up for a long time lest PCB Foaming.

3, APW3 Power (Output 12V、133A Max), Used for test measurement of the Operation board.

4. Multimeter, Sub-camera, S9 Test Jigs (Conditional configurable Oscilloscope) $_{\circ}$

5, flux, washing plate water plus anhydrous alcohol; Wash plate water is used to clean and repair the residue and appearance of welding.

tin-Planting fixture, Tin-sik Steel mesh, Solder Paste; When replacing a new chip, you have to plant tin on the chip.

7, Thermal conductive adhesive black (3461) , Re-glue the heatsink after servicing.

Two Job requirement Items :

- 1、 Maintenance personnel must have some knowledge of electronics, More than one year of maintenance experience, 对 QFN Packaging welding technology Proficiency.
- 2、 After maintenance, the operation board must be tested two times OK, before you can pass !
- 3. Pay attention to the operation method when replacing the chip, after replacing any accessory PCB No obvious deformation of the plate, Check the replacement parts and the surrounding there are few open circuit problems. 4. Determine the maintenance station object and the corresponding test software parameters, test fixture.
- 5. Inspection Tools, Whether the fixture can work properly

Three, principle and structure :

- Principle Overview
- 1. S9 is composed of 21 voltage domains connected in series. There are 3 BM1387 chips in each voltage domain, and there are 63 BM1387 chips in the whole board.
- 2. The BM1387 has a built-in buck diode with a step-down diode function that is determined by the chip's designated pin
- 3. S9 is 21 voltage domains (S5+ is 16 voltage domains, S7 54 chip is 18 voltage domains, S7 45 is 15 voltage domains); S9 clock is 25M single crystal oscillator, connected in series by The first chip is passed to the last chip.
- 4. S9 There are independent small heat sinks on the front and back of each chip. The small heat sink on the front side is the SMT patch. The small heat sink on the back side is fixed on the back of the IC by the thermal adhesive after the initial measurement. Repair and replacement chip test After the test, you need to evenly apply black thermal adhesive on the IC surface and heat it.
- It is important to note that :


In the maintenance process, in order to reduce the damage of the high temperature of the air gun to the PCB and the chip when replacing the components of the electric board or the chip, it is necessary to first place the small heat sink near the faulty component and the PCB board. After the small heat sink on the back is removed, replace it.

The PCB board has test points anyway, during the maintenance of the production, the front test points can be used when the heat sink is not attached to the front of the PCB; the finished product repair (after-sales maintenance), due to the front and back of the PCB Covered with heat sinks, it is necessary to locate the fault through the test points of the PCB. The special slender pen can be used to probe the gap of the heat sink for measurement, but since the SMT small heat sink is connected to the ground of each voltage domain, When measuring, pay attention to the insulation of the test leads to avoid short circuit caused by the test leads.



•Key point Analysis :

- 1. The following figure is S9 Schematic diagram of signal board signal direction :
- 1



Green is the flow direction of the CLK signal, from the signal flow direction, from the signal flow direction, generated by the Y1 25M crystal oscillator, from the generation, from the 00 chip to the chip to the 62 chip transfer chip transmission; standby; standby and operation, electricity and operation, electricity When the operation is performed

• Orange is the signal flow direction of TX (CI, CO) signal. It enters from IO port 1 and then enters, and then transmits from chip No. 00 to chip to chip 62. When the voltage is line is not inserted, the voltage is 0. The voltage at the time of operation is 1.8V.


yellow is the RX (RI, RO) signal flow direction, and the chip returns from the chip No. 62 to the chip No. 00, and then returns to the control return board from the IO port 12 pin. When the IO signal is not inserted, the voltage is the voltage at the time of 1.8V. When the operation is performed, the voltage is also 1.8V when the operation is performed.

Purple for B (BI, BO) Signal Flow, \pm 00 Number chip toward 62 Pull Low Level ; Not plugged in. I Line, Standby time is 0V, When the operation is 0.3 Around the pulse signal. Purple is B (BI, BO) signal flow,) signal flow, from 00 chip to chip to 62 low level; no IO line It is 0V during standby, and is a pulse signal of about 0.3 at the time of calculation. Pulse signal.

Red is the flow direction of RST signal, signal flow direction, signal flow direction, from IO port 15 foot, then from, then from, then from 00 chip to 62 chip transfer chip transmission chip transmission; no IO signal, standby It is 0V during standby, and is calculated during operation. It is 1.8V when calculating.

2

2. Figure 3 shows the key circuits on the front of the S9 computing board.




1) , test points between each chip $\ (\mbox{After zooming in the image below}) \ : \begin{tabular}{ll} & & \\ & & & \\ & &$


During maintenance, the test point between the test chip is the most straight The fault location mode of the connection. S9 Operational Board test pilot Row listed as : Upper Row 9 Sequencing of voltage domains : RST, B0, RI (RX) \downarrow C0 (TX) \downarrow CLK Signal. Bottom row 12 The order in which the voltage domains are arranged in turn : CLK, C0 (TX) \downarrow RI (RX) \downarrow B0 \downarrow RST $_{\circ}$

图 2, inter-chip test points





2) , voltage Domain : Full board has 21 Voltage domain, Each voltage has three chips. In the same voltage domain. 3 A chip to power the associated power supply, The correlation is then concatenated with the other voltage domains. Circuit structure such as The following figure 4 is shown :





Note that:

Because the version of the S9 computing board is not exactly the same, the LDO-1.8V power supply of the early voltage domains is powered by a separate peripheral LOD power supply chip for each of the three voltage domains. The later version is changed to the internal chip. Power supply (BM1387 chip with 2.5 V input, 1.8 V output LDO supply circuit), except for the last six voltage domains, which are powered by 14V boost and LDO externally, all other chips provide LDO1.8V power supply, while PLL -0.8V is obtained by dividing the first chip LDO -1.8V in each voltage domain by a voltage divider resistor (late version)



Principle analysis of single chip in voltage domain (Figure 5 Figure 6 below) :





Signal Description

	Name	I/O	Active Level	Description
1	NRSTO	0	L	Output to the chip of next level, for the loop
2	во	0	Н	Respond Busy Output
3	RI_A	I	N/A	Auxiliary Respond Input add diode and pulldown
4	Re	I	N/A	Respond Input. Schmitt input and internal pullup



ANTMINER

5	CO	0	N/A	Command Output
6	СГКО	0	N/A	Clock output to the chip of next level, for the loop. Pin drive current: 16A
7	PLL_VSS			PLL ground
8	PLL_VDD			PLL power (0.8V), PLL digital and analog share the same supply
9	VDDIO_08			IO VDD pre-drive, 0.8v
10	080_001			LDO 0.8v output, for PLL and IO pre-drive
11	LDO_18I			LDO power input voltage range: 1.62v ~ 1.98v
12				IO VDD post-drive, 1.8v
13	LDO_180			LDO 1.8v output for IO
14	LDO_251			LDO power input voltage range: 2.2v ~ 2.6v
15	TEMP_P			Temperature diode positive output, analog IO. Should be floating when no use.
16	TEMP_N			Temperature diode negative output, analog IO. Should be floating when no use.
17	RF	0		Function 1 : RO open drain output. Function 2 : SDA0.
18	TF	0		Function 1 : Respond Tx Flag. Function 2 : SCLO.
				Internal pull down.
19	TEST	I	N/A	0: Normal mode
				1: Test mode
20	ADDR[0:0]	I		
21	ADDR[1:0] I			
22	ADDR[2:0			Address Input. Internal pullup
23	ADDR[3:0]	1		
24	Please	1	N/A	Oscillator input
25	XOUT	0	N/A	Oscillator output
26	There	1	N/A	Command Input. Schmitt input.
27	CIA		N/A	Auxiliary Command Input, add diode and pullup
28	RO	0	N/A	Respond Output
29	BI	1	H	Respond Busy Input
30	BI_A	1	н	Auxiliary Respond Busy Input, add diode and pullup
31	RST_N		L CH C	Reset signal
32	NRST_A		L	Auxiliary Reset signal, add diode and pullup

• Above is BM1387 Chip each pin function.

During overhaul, Before and after the main test chip 10 A test (Five before and after the

chip: CLK、CO、Re、BO、RST); CORE Voltage; LDO-1.8V、PLL-0.8V, DC-DC Output, and boost 14V Voltage.

Detection method :

1) Do not Plug I O line, Plug only 12V: DC-DC Output is Around 9v, The boost output Voltage is around 14V. Test points must have LCK= 0.9V, RI = 1.8V Voltage, Other test voltages is 0;

2) Plug in I O, when you do not press the test key, DC-DC No voltage output with boost, after pressing the test key, PIC Start working, At this time DC-DC Output PIC, PIC tool test program sets the voltage, rises with the working voltage. Test program Set the voltage, Boost up with the work. With the output of the system WORK, return after operation $NONC_{\circ}$ At this point the normal voltage of each test point should be :

CLK : 0.9 in

CO: 1.6-1.8 V, test tool sends work, CO Because it's negative., So the DC level will be pulled low, Instantaneous voltage is 1.5 V Around.

RI: 1.6-1.8 V, when operating, an abnormal or too low voltage can cause the operator board to be abnormal or force 0 The situation.

BO: When no operation is OV, when operating, will have 0.1-0.3 V Between the Pulse beats.

RST : 1.8 in_o The reset signal is re-exported every time the test key of the fixture is pressed. When the above test point state, voltage anomaly, please infer the point of failure based on the front and rear circuitry of the test point.

• Visible from list above :

CLK Signal : By the Chip pin 24 (XIN), pin 6 out (CLKO), When connecting across voltage domains, by pin 6 out through 100NF Capacitance connection input to next chip pin 24.

TX Signal : Chip pin 27 in (Cl_A) , Pin 5 out (CO) ;

RX Signal : Chip pin 4 back (RI), Pin 28 output (RO) ;

BO Signal : Chip pin 30 in (BI_A), Pin 2 output (BO);

RST Signal : Chip Pin 32 in (NRST_A), Pin 1 output (NRSTO).






Figure below 7 is shown : The signal voltage of each chip can be measured, CORE VoltageLDO-1.8 or、LDO-1.8 LDO-2.5 Equal voltage:


CORE : 0.4---When this voltage is abnormal, Generally the voltage domain of the chip CORE Short circuit

LDO-1.8 or : 1.8---When this voltage is abnormal, The chip LDO-1.8 or Or LDO-1.8 I Short or open circuit

LDO-1.81 : 1.8---When this voltage is abnormal, The chip LDO-1.8 or Or LDO-1.8I Short or open circuit

PLL-0.8 : 0.8 in---When this voltage is abnormal, the voltage domain has a chip PLL-08 Power supply short-circuit, or LDO-1.8 Abnormal. LDO-2.5I : 2.5---When this voltage is abnormal, The chip LDO-2.5I Short or open circuit.






3) According to the information on the diagnostics tool, the operational state of the Operation board, the chip arithmetic ability and the temperature sense are judged.

3、IO Port: IO by 2X9 pitch 2.0 PHSD 90 The degree of straight-in double-row

composition. The individual pins are defined as the following figure 8 is shown :







As shown in the figure above :

1, 2, 9, 10, 13, 14 : GND_{\circ}

3, 4 (SDA, SCL) : DC-DC PIC I2C Bus, Connect the Control Panel to PIC of communication, The control board can read and write through it PIC Data, Control the operating state of its operational board.

5 (PLUG0) : Identifying signals for the operating board, This signal is pulled by the operator board. 10K Resistance to 3.3 in, So plug it in. I Signal when, The foot should be to high level.


6、7、8 (A2、A1、A0) : PIC Address signal.

11、12 (Txd、RXD) : For the arithmetic board 3.3 End of the counting force of the channel, After being divided by a resistor, it becomes TX (CO) 、 RX (RI) Signal, I Port pin End ping du for 3.3v, After the voltage is divided by the resistor, Become a 1.8v.

15 (RST) : To reset the signal 3.3v, After being divided by the resistor, it becomes 1.8v in RST Reset Signal.

16 (D3V3) : For the arithmetic board 3.3v Power supply, 3.3v Provided by the Control Panel, Mainly to the PIC provides operating voltage.


Figure 9, Figure 10 are shown as IO Voltage and distribution of each pin before and after the pressure is divided.



9、 I Each voltage of the signal










10、 IO The signal is divided into piezoelectric


4、14V Boost circuit:

Responsible for the DC-DC (8.3 - 9.2 V) Boost to 14V, The principle is through U110 (RT8537) The switching power supply will boost 9v to 14 V, The switching signal produced by U110 passes the output switch signal through L1 The switching signal produced by U110 passes the output switch signal through L1 for storage. can inductance, inductor, a boost rectifier diode D100 and then C954 to charge and discharge, whereby the discharge, to thereby obtain a positive electrode C954 of 14 V_o As shown in figure 11Figure 12 is shown :









11、14V Boost schematic diagram

12、14V Boost PCB






Need to be aware of : An abnormally high voltage rise in the boost circuit can lead to the calculation board finally 6 Voltage domain. LDO Damage, also easily lead to chip damage. While the boost voltage the exception is mostly U110、R812、R811 Oxidation-induced.


5、 DC-PIC: PIC16 (L) F1704 Composition As shown in figure 13 and Figure 14:

A device that stores the frequency information and voltage values of an operational board chip, It also allows control of the operational DC-DC Output voltage.



15、 DC-DC Schematic diagram





16、DC-DC Circuit

LM27402SQ Voltage Regulator Generation PWM Switching signals drive up and down bridges (Two pairs CMOS) , and through L2 Inductor Energy Storage, Again by C19、C20 Filtering.

LM27402SQ Main function Pin Pin 7 : 12V Power supply, Pin 9, 17 : GND, Pin 2 : FB Feedback Connection PIC Voltage determined by pin 8 of Pic to decide. Pin 10 : Vdd Pin 13 : Bootstrap capacitance 10v + Pin 16 : Pulse


Pin 12: Switching signalPin 11: Lower Bridge DrivePin 14: Upper Bridge Drive

DC-DC When the voltage is abnormal, First check through the fixture printing information to view PIC is the voltage value DC-DC is the output voltage one to ; If there is a disagreement between, Please change first LM27402SQ The small capacitance around ;

If DC-DC No output, Please check R13, R14 Voltages 1v on both sides - R11 Voltage 12V, PIC Whether the work is abnormal, PIC Whether the control panel can be accepted properly I2C Signal.


DC-DC Output voltage Standard :


14T Operation Board : 8.3 V-8.6 V 13.5T Operation Board : 8.4 V-8.7 v



13T Operation Board : 8.4 V-8.9 v 12.5T Operation Board : 8.5 V 9.1 V 12T the following operational board : 8.6-9.2 V If this range is exceeded, please check DC-DC Circuit.

7, 25M Clock and 25MHZ Passive crystal oscillator and 12pF Composition : As shown in figure 17 and Figure 18





Normal time, R70 Each end voltage is 1v Around.

8、1.8V-LDO by 1.8 VLDO SPX5205M5_L_1_8 Composition

Figure 19 and Figure 20 is shown:


SPX5205M5 pin 1, 3 as input, pin 5 for 1.8V Output;


It is important to note that : S9 of the Operation board LDO There are two modes of power supply operation. One is that each voltage domain of an operational board is an external LDO ,SPX5205M5, Responsible for each voltage domain's

3 A chip. LDO; The other is only the last 6 Voltage domain Setting External LDO, The other voltages are built-in by the chip. LDO Provide yourself; BM1387 Chips are Ready-built LDO Power supply Circuit, 由 BM1387 的 14(LDO-25I) pin input, 10 脚(LDO-18th) Output, And each chip has a separate LDO, Non-interference. At last 6 Voltage domain. LDO-25I The power supply is from 14V Boost circuit; Other voltage-domain LDO-25I is by the rear 6 Voltage domain. CORE Voltage superposition gain

 $(6 *.04V = 2.4 \text{ Around})_{\circ}$

PLL-08 Voltage by LOD-1.8 It is obtained by two resistance voltage divider.







8, Temperature sensing circuit : There are two warm senses, one is TEMP (PCB), This is by the sensor IC Constitute; The other is TEMP (CHIP), This is a temperature sensor set built into the chip. (BM1387 pin 15, pin 16),

Two temperature sensing parameters are collected and finally passed BM1387 第 17、18 脚, 由 Re Back to the Control Panel FPGA。

Principle as shown 21 is shown





• Quick Troubleshooting method :

oTroubleshooting the Whole Machine :

1, Login Monitoring interface (WEB) . This type of failure is mostly caused by an operational board failure. A few are due to the operating environment, fans, external network, firmware and so on.

Here are some of the common phenomena that are handled :

1) , the calculation interface has no configuration information. Figu

Figure 22	is shown	below	:
-----------	----------	-------	---

$\langle \rangle C$	5 1 0	10.1.63	.20/cgi-bin	/minerSta	tus.cgi					C C V	O. 殴打医生	敗尿失禁	Q	0	
					370										
IER															
em Miner Conf	iguration Mi	ner Status	Network	8											
		iner status	Hermonik	<u> </u>											
er Status															
mmary															
Elapsed	GH/	S(RT)	G	H/S(avg)		FoundBlock	ks	L	ocalWorl	c .	Utility	wu	BestS	hare	_
	(0.0		0.0		0			0		0	0.0	0		
ols															
ool URL Us	er Status	Diff	GetWorks	Priority	Accepted	Diff1#	DiffA#	DiffR#	DiffS#	Rejected	Discarded	Stale	LSDiff	LSTime	e
tMiner															
Chain#	ASIC#		Frequency(avg)	GH,	/S(ideal)		GH/S(RT)		нพ	Temp(Chip)		ASIC st	atus	
Fan#	Fan1		Fan2		Fan3	Fan4	ļ	Fan5	k.	Fan6	_	Fan7	F	an8	_
peed (r/min)	0		0		0	0		0		0		0		0	
									591.						-
					Convright	@ 2013-201/	4 Bitmain	Technologia	20						-

22, no configuration information screenshot

Treatment methods :

Check the miner Light first, If the miner's status is red, a flashing flash., Indicates that the mining machine is not in normal condition, The mining machine network can be viewed first, Use the computer to plug in the net of the mine machine.
internet line – check Mine Pool of mining machine, See is can and pass.

If the status of the indicator is normal. The biggest possibility is the mining machine 3 There's a problem with the block

board., Compared to the mining machine PIC The voltage is rewritten. < Mine Machine firmware Damage, The firmware can be upgraded to the latest firmware via the upgrade interface.

2) No GH/S(RT)and a red flash. Figure below 23 is shown :





NER																		
		figuration Miner S	tatus Networ	ĸ														
ummai																		
Elar	osed	GH/S(RT)	GH	/S(avg)		F	oundBloc	ks	Lo	calWor	k 🛛	Utility		wu		BestS	hare	
7d7r	m42s	0.000000	11	,239.91			0		25	,088,499	Ð	15.04	1	156,662.52		52450	7137	1
ools	\sim																	
ool		URL	- U	lser	Status	Diff	GetWorks	s Priority	Accepted	Diff1#	DiffA#	DiffR#	DiffS#	Rejected	Discarded	Stale	LSDiff	LST
	tum±tent	//stratum.gbminers.co			Alive		20,030	0	151,142		1,572,384,287		0	321	322,531		10,148	
		cp://vip001.bw.com:3		in11.204x40			80	1	595	0	4,874,240	8,192	0	1	1,167	0	8,192	
		://stratum.f2pool.com		oin10.alex	Alive		1	2	1	0	1,024	0	0	0	0	94	1,024	
otal			,				20,111	-	151,738	0	1,577,259,551			322	323,698	144	-1	
łW		3075								0	0.0002%							
ntMine	۰r																	
	ASIC#	Frequency(avg)	GH/S(ideal)	GH/S(RT)	нw	Tem	(PCB)	Temp(Chi	D)			A	SIC sta	atus				
6	63	485.58	3,487.48	0.00000	51		54	82			0000000 000					0000 0	000000	
7	63	600.42	4,312.27	0.00000	1586		54	98			00000000 000							
8	63	515.34	3,701.23	0.00000	1438		18 (59			00000000 000						NTTEN OF THE	
Total	189	533.78	11,501.00	0.00														
Fai	n#	Fan1	Fan2		Fan	3		Fan4		Fan5		Fan6		Fan	7	F	an8	
	r/min)	0	0		3,00	0		0		0		2,280	`	0			0	10

23、25M LCK Circuit

Above phenomenon, The mining machine has been running. 7 days, 0 GH/S (Avg) And did not fall much, The description of the mine machine is the time of failure. The speed of the double fan is very low, And the Temp Chip of the 8th chain is Very low, which is a board that's been dropped before., This type of phenomenon can normally be restarted. This phenomenon has a great relationship with the operating environment of the mining machine, especially the ambient temperature; for example, in the winter in the north, the mining machine has a high probability of sudden cooling.


Also check the network of the mining machine to the mine pool connection is unblocked? This is also the case with external network instability.

If it doesn't work correctly after a reboot, using a test fixture to test the three operational plates of a mine machine as a single board, Detects if the operation board is abnormal. And just update the latest firmware.

	~ ~	- · ·															-
<	> G	5 10.1.51	.53/cgi-bin/mine	rStatus.o	gi					6	☆	~ <mark>0</mark> .	殴打医生到	改尿失禁	0	2	0
NER																	
stem N	Miner Confi	guration Miner Status	Network														
er Sta	tus																
ummar	100																
Ela	apsed	GH/S(RT)	GH/S(av	3)		FoundBlo	cks		LocalW	ork	Uti	lity	W	U	Be	estSha	re
1d1)	h26m1s	5,361.679	2,189.48	>		0			780,33	38	6.	53	30,39	5.78	14	1209353	30
ools																	
ool		URL	User	Status	Diff	GetWorks	Priority	Accepted	Diff1#	DiffA#	DiffR#	DiffS#	Rejected	Discarded	Stale	LSDiff	LSTime
		stratum.gbminers.com:33			4.9K	3,014	0	9,970	0	46,257,103	119,137	0	40	48,950	0		14:32:54
		o://vip001.bw.com:3333	gainbitcoin11.51x		8.19K	1	1	1	0	8,192	0	0	0	0	8	8,192	25:26:03
2 str	atum+tcp:/	//stratum.f2pool.com:333	3 gainbitcoin10.ale	x Alive	2.05K	2	2	0	0	0	0	0	0	0	0	0	Never
otal						3,017		9,971		46,265,295	119,137	0	40	48,950	8		
IW		1423		.10					0	0.0031%							
ntMine	r																
Chain#	ASIC#	Frequency(avg)	GH/S(ideal) GH	I/S(RT)	HW	Temp(Chi	p)					ASIC sta	atus				
6	63	522.98	3,756.07 2	,910.90	563	104		00000	000 000	00000 00000	000 000	00000 0	0000000 00	000000 0000	00000 0	000000	
7	63	560.06	4,022.37 2	,450.78	846	0	>	00000	000 000	00000 00000	000 000	00000 0	0000000 00	000000 0000	00000 0	000000	
8	34	599.32	2,322.97		14	0		_		0000000	00000	000 000	00000 0000	0000 00			>
Total	160	553.80	10,101.42 5	,361.68													
		Fan1	Fan2	Far	13	j.	Fan4		Fan5		Far	16	1	Fan7		Fant	В
Far	1#	I UNIT															

Copyright © 2013-2014, Bitmain Technologies

24, the calculation of power Plate chip off phenomenon





System	Miner Configuration	Miner Status	Network
--------	---------------------	--------------	---------

Fan1

0

Fan2

0

Fan3

4,440

Miner Status

Elapsed	GH/S(RT)	GH/S(avg)	FoundBlocks	LocalWork	Utility	WU	BestShare
12m33s	7,865.712	7,876.84	0	21,822	2.23	146,309,44	7111637

Pools

Fan#

Speed (r/min)

Pool		URL			Use	r	Status	Diff	GetWorks	Priority	Accepted	Diff1#	DiffA#	DiffR#	DiffS#	Rejected	Disca
0	stratum	+tcp://10.11.	11.3:3333	wuy	uan+bitmain+s	9+1185.75×212	Alive	65.5K	15	0	28	0	1,835,008	0	0	0	38
1	stratum+tcp	://vip003.ant	pool.com:333	3 wuy	uan+bitmain+s	9+1185.75x212	Alive		3	1	0	0	0	0	0	0	0
2	stratum+t	cp://112.126.	89.154:1800	W	uyuanbitmains	91185.75x212	Alive		2	2	0	0	0	0	0	0	0
total									20		28	0	1,835,008	0	0	0	38
HW		73										0	0.0040%				
AntM Chair	iner # ASIC#	Frequency	GH/S(RT)	HW	Temp(PCB)	Temp(Chip)					ASIC	status					
		550	3935.15	0	58	88	000	00000	00000000	0000000	0000000	00000	000 00000	000 000	00000 0	000000	
7	63	550	0900.10	0	50	00	000	00000	00000000	00000000	00000000	000000	000 00000	000 000	000000	000000	

Fan4

0

25, less mining machine 1 Block Operation Board Phenomenon

Fan6

4,560

Fan7

0

Fan8

0

Fan5

0

iner St		onfiguration	Miner Sta	itus	Network												
Summa																	
Ela	psed	GH/S(F	RT)	GH	/S(avg)	FoundBl	ocks		Loca	alWork	Util	ity	wu		Best	Share	- Î
2m	n14s	4,662.1	36	4,	792.90	0			2	,337	23.	37	60,743.	59	65	957	
Pools																	
Pool		URL				User		Status	Diff	GetWorks	Priority	Accepted	Diff1#	DiffA#	DiffR#	DiffS#	Reje
0 9	stratum∓t	cp://112.74.	143 111-333	3	denlovsms	91400.136x132	2	Alive	4.1K	4	0	52	0	135,168	0	0	0
		o://stratum.v				91400.136x132			2.05K	1	1	0	0	0	0	0	0
2		+tcp://10.20.				+1400.2A2039A			210011	ō	2	0	õ	õ	0	õ	0
total				_						5	-	52	0	135,168	0	0	0
HW		0											0	0.0000%			
AntMin	ner																
Chain#	# ASIC#	Frequency	GH/S(RT)	нw	Temp(PCB)	Temp(Chip)					ASI	C status					Ĩ
2	19	650		0	0	0				\sim	******	XXXXXXXXX	VVV	>			
	63	650	4662.14	õ	68	98	0000	00000 00	00000	0 000000				00000 000	00000	0000000	D
3		Fan1		Fan2	F	an3	Fan4	1		Fan5	Fa	in6	Fa	an7	F	an8	
3 Fa	an#	4,920		4,680		0	0			0		0		0		0	

26, Mining machine Less board, Chip hit X Phenomenon

The above phenomenon is caused by the failure of the mining machine calculation board.


In Figure 23, the 8-board computing board only found 34 chips. Please use the tool to perform single-check on the 8th board to find out the cause of the

fault.,

Find Cause of failure;

Figure 24 can't find the 6th board. Please check the IO cable corresponding to the 6th board. The power cord is in good contact. If there is no problem, please use the test tool to perform single test on the 6th board. If there is no problem, please use the test tool to test the No. 6 board; Figure 25 can't find the No. 1 board, No. 2 board has only 19 chips and it can't run. Please check the No. 1 IO and power supply plug, and test the system. With a single 1 and 2 board

4) No GH/S (RT) calculation power, GH/S (AVG) calculation power reduction, chip XX phenomenon, red light flash. As shown in Figure 27





vstem	Miner Co	nfiguration	Miner Statu	s Ne	etwork											
ner Sta		-														
Summar																
Elaps	ed	GH/S(RT) (GH/S(avg)	FoundBlock	(5		LocalWork		Utility	,	NU	Be	stShare	
56m5	51s	0.000000	\mathbf{b}	6,372	2.00	0			80,070	1	1.11	72,6	532.14	20	761223	
Pools																
Pool		URL			User		Status	Diff	GetWorks	Priority	Accepted	Diff1#	DiffA#	DiffR#	DiffS#	Reje
0 stra	atum+tcp	://vip003.antp	ool.com:333	3 wuyu	ıan+bitmain+s9	+1185.30x24	Alive	65.5K	74	0	63	0	4,128,768	0	0	0
					ian+bitmain+s9				2	1	0	0	0	0	0	0
	atum+tcp	://stratum.f2p	ool.com:3333	3 \	wuyuanbitmain	s9.30x24	Alive	1.02K	1	2	0	0	0	0	0	0
total HW		10							77		63	0	4,128,768	0	0	0
		10										0	0.0002%			
AntMine	r															
Chain#	ASIC#	Frequency	GH/S(RT)	HW	Temp(PCB)	Temp(Chip)					ASIC st	atus				
1	63	550	0.00000	2	59	91	X	XXXXXX	x xxxxxxx :	XXXXXXXX	XXXXXXXX X	XXXXXXX	XXXXXXXX X	XXXXXXX	XXXXXXX	2
3	63	550	0.00000	7	58	91			x xxxxxxx :		XXXXXXXX X	xxxxxxx	XXXXXXXX X	xxxxxxx	xxxxxxx	$\langle \rangle$
4	63	550	0.00000	1	61	94	>	XXXXXX	x xxxxxxxx :	XXXXXXXX	XXXXXXXX X	XXXXXXX	XXXXXXXX X	XXXXXXX	XXXXXXX	
		Fan1	Far	12	Fan3	F	an4		Fan5		Fan6		Fan7		Fan8	
Fan	11															

27, Chip full dozen Xx

The above phenomenon GH / S (RT) is 0, GH / S (AVG) computing power is reduced, the chip is all XX, red light flashes. Most of this phenomenon is caused by abnormal operation of the control panel after the mining machine is disturbed. Please check the shelves of the mining machine, the 220V power cord and the grounding of the AC-DC power supply, as well as the static electricity in the environment. If there is no static problem and the grounding is good, please upgrade the latest firmware and use the tool to enter the board into the board.

	5)	no GH/S (RT)	, no GH/S (AVG)	, red light flash.	As shown in Figure	28
--	----	--------------	-----------------	--------------------	--------------------	----

VINER	Miner Con	figuration	Miner Status	Netv	vork												
Summa	ry																
Elapsed GH/S(RT) 14m54s 0.000000		GH,	IndBlock	s	I	LocalWork				wu	Be						
		0.000000		0.00			0			483				0.00			
Pools																	
Pool		URL			User		Status	Diff	GetWorks	Priority	Accepted	Diff1#	DiffA#	DiffR#	DiffS#	Rejected	Discar
0	stratum+	tcp://10.11.11	1.3:3333	wuyuan	+bitmain+s9+1	1185.76x235	Alive	65.5K	18	0	0	0	0	0	0	0	464
1 stra				wuyuan	+bitmain+s9+1	1185.76x235	Alive		1	1	0	0	0	0	0	0	0
2 st	tratum+tcp	://112.126.89	9.154:1800	wuyu	anbitmains911	85.76x235	Alive		2	2	0	0	0	0	0	0	0
total									21		0	0	0	0	0	0	464
HW		0										0	0	0			
AntMine	:r					\sim											
Chain#	ASIC#	Frequency	GH/S(RT)) HW	Temp(PCB)	Temp(Ch	ip)				AS	IC statu	5				
6	63	550	0.00000	0	0	0	/	XXX	XXXXX XXXX	XXXX XXXX	XXXX XXXXX	XXX XXXX	XXXX XX	XXXXXX X	xxxxxxx	XXXXXXX	
7	63	550	0.00000	0	0	0		XXX	XXXXX XXXX	XXXX XXXX	XXXX XXXXX	XXX XXXX	XXXX XX	XXXXXX X	XXXXXXX	XXXXXXX	
		550	0.00000	0	0	0				/	XXXX XXXXX						

Fan# Fan1 Fan2 Fan3 Fa	n4 Fan5 Fan6 Fan7 Fan8
Speed (r/min) 0 0 0	0 6,000 0 0



This phenomenon doesn't even have a temperature., Can be seen from the above image Show only one fan - The reason is that the miner only detects a fan and protects it. Please check the plug of two fans Or find a normal fan to replace it.

6) There is GH/S (RT), GH/S (AVG) is low, and the chip is full of X. As shown in Figure 29





MINER																	
System	Miner Cor	nfiguration	Miner Status	Netwo	ork												12
iner Sta	atus																
Summa	ry																
Elapsed GH/S(RT)			GH/S((avg)	FoundB	Blocks		LocalV	Utility	/	WU		BestShare				
4h10	4h10m19s 11,716.92		3,097	7.42	0			649,9	0.78		51,053.29		3482588				
Pools																	i
Pool		URL			User		Status	Diff	GetWorks	Priority	Accepted	Diff1#	DiffA#	DiffR#	DiffS#	Rejected	Discar
0		-tcp://10.11.1			bitmain+s9+11			65.5K		0	195	0	12,779,520	0	0	0	7,78
					bitmain+s9+11				2	1	0	0	0	0	0	0	0
	tratum+tc	p://112.126.8	9.154:1800	wuyuar	nbitmains91185	.118x44	Alive		2	2	0	0	0	0	0	0	0
total HW		472302							303		195	0	12,779,520 3.6958%	0	0	0	7,78
AntMine																	
		-						SelSelSelSelSel			1999-1997-1997-1997-1997-1997-1997-1997				innininininininini		-
Chain#	ASIC#	Frequency	GH/S(RT)	HW	Temp(PCB)	Temp(C	hip)				AS	IC stat	us				
1	63	550	3904.96	156814	60	91		XX	0000000 x000	xxxx xxx	XXXXX XXXXX	0000 XXX		XXX XXX	oxxx xx	XXXXX	
3	63	550	3901.86	158541	58	88		XX	xxxxxx xxx	XXXX XXX	XXXXX XXXX	XXX XXX	xxxxx xxxxx	XXX XXX	XXXXX XX	XXXXX	
4	63	550	3910.10	156947	60	89		XX	000000000000000000000000000000000000000	XXXX XXX	XXXXX XXXXX	XXX XXX	XXXXXX XXXXXX	XXX XXX	XXXX XX	XXXXX	
Fai	n#	Fan1	Fi	an2	Fan3		Fan4		Fan	5	Fane	5	Fan7	,	F	an8	וור
Snood (r/min)	4,440	4	080	0		0		0		0		0			0	

29、GH/S(avg)Low-Power chip full-dozen X

Within 4 hours of operation, the HW has reached 150,000. As many as this, first test each board with a test tool. If the board test is ok, please keep the configuration updated to the most firmware.



7) 、 GH/S (RT) is super high. As shown in Figure 30 :


System M	iner Config	uration Miner	Status Network																
iner Stat	us																		
Summary	/																		
Elapsed GH/S(RT) 11m17s 4,799,040. 479904			/S(RT)	GH/S(avg) 11,652.86				FoundBl	ocks	LocalWork 29,655			Utility 2.39		WU 156,843.43		BestShare 522696		
			40. 4799040					0											
Pools																			
Pool URL			User Sta			tatus Diff	Diff GetWorks P		Accepted Diff1# I		DiffA#	DiffR# DiffS#		Rejected Discarded		Stale	LSDiff	LSDiff LSTir	
0 strate	um+tcp://v	p003.antpool.con	n:3333 wuyuan+bitma	nain+s9+1185.30x26 Alive			65.5K	17	0	27	0	1,769,472	0	0	0	355	0	65,536	6 0:00:3
			3333 wuyuan+bitma					2	1	0	0	0	0	0	0	0	0	0	Neve
	um+tcp://st	ratum.f2pool.com	n:3333 wuyuanbit	mains9.	30x26	Alive	1.02K	1	2	0	0	0	0	0	0	0	0	0	Neve
total HW		12						20		27	0	1,769,472	0	U	0	355	0	-	
AntMiner																			
Chain#	ASIC#	Frequency	GH/S(RT)	HW	Temp(P	CB)	Tem	o(Chip)					AS	IC statı	IS				
1	63	550	3925.60	7	65			95		00000000	000000	00 000000	00000	000 000	00000 0000	0000 000000	00 0000	0000	
3	63	550	4791205.955000	2	70			99		00000000	000000	00 000000	00000	000 000	00000 0000	0000 00000	00 0000	0000	
4	63	550	3908.57	3	62			93		00000000	000000	00 000000	00000	000 000	00000 0000	00000 00000	00 0000	0000	
Fan	#	Fan1	Fan2	Fan2 Fan3				Fan	1	Fa	n5		Fan6		Fan7		Fan8		
- Constanting of	r/min)	4,320	5,400			0		0		(D		0			0		0	

30、 GH/S(avg)Low-Power chip full-dozen X

A

As can be seen from the above figure: The computing power of the 3rd board has reached 4791T. This value is definitely not good, because some signals on the No. 3 computing board are incorrect, and the control board accepts the information disorder. Please use the test tool to perform a single test on the No. 3 computing board. If necessary, please do a stress test, compare the 550M computing board, use the 600M frequency test, find the chip with low computing power, and then replace it.

8) No GH/S (RT) calculation power, red light flashes and alarms. As shown in Figure 31





Summa	ary																	
Elapsed GH/S(RT) (G	H/S(avg)		Fou	ndBlocks	dBlocks Loca			ocalWork Utility			I	BestShare			
3h5	3h50m21s 0.000000			1	12,853.15			0		656,130		6.01	183,347.18			54161602		
Pools																		
Pool		URL			User	Status	Diff	GetWorks	Priority	Accepted	Diff1#	DiffA#	DiffR#	DiffS#	Rejected	Discarded	Stal	
0	stratum+t	cp://solo.an	tpool.com:3	333	antminer_1	Alive	32.8K	286	0	1,384	0	42,234,880	0	0	0	7,215	0	
1 st	ratum+tc	://stratum.a	antpool.com:	3333	antminer_1	Alive		2	1	0	0	0	0	0	0	0	0	
2 s	tratum+to	p://stratum.l	f2pool.com:3	3333	antminer.1	Alive	1.02K		2	0	0	0	0	0	0	0	0	
total								289		1,384	0	42,234,880	0	0	0	7,215	0	
HW		334									0	0.0008%						
AntMin	er																	
Chain#	ASIC#	Frequency	GH/S(RT)	нพ	Temp(PC	B) Te	np(Chi	ip)				ASIC sta	tus					
1	63	600	0.00000	100	78		111	0000	0000 000	00000 000	00000 (000000000000000000000000000000000000000	000000	000000	00 00000	000000	0	
3	63	600	0.00000	89	84		116	0000	0000 000	00000 000	00000 0	00000000000	000000	000000	00 000000	000 000000	0	
4	63	600	0.00000	145	87		119	0000	0000 000	0000000000	00000	00000000 00	000000	000000	00 00000	000000 000	0	
100						Constanting	$\langle /$	100										
Fa	n#	Fan1		Fan2		Fan3	\bigcirc	Fan4	3	Fan5		Fan6		Fan7		Fan8		
Speed	(r/min)	6,120		4,800		0		0		0		0		0		0		

31 No GH/S(RT)Red light Alarm


Alarm phenomenon : Most are network exceptions, Temperature anomalies, Or the fan is abnormal. As you can see in the figure above, The sanbanxi temperature has exceeded Temp (chip) The upper limit and protect The alarm. In this case, please check the air volume of the Mining machine duct, Is there any blockage in the duct ? Whether the fan is damaged ? Whether there is dust in the tooth seam between the plate heatsink ?

2, non-Login monitoring interface $(WEB)_{\circ}$ Including the mining machine., I can't find it. IP $_{\circ}$

The majority of these phenomena are control Panel problems, Especially firmware reasons. Encounter this phenomenon, Restore factory Settings First, See if you can log in to the background properly, If you can upgrade the firmware again.

But there are two types of control panels, There are different ways to restore the factory settings.

A C5 Control Panel (C5 The control Panel is made up of I Board and BB Board consisting of), As shown in figure 32 is shown; The other is XILINX (belong to one board), As shown in figure 33 is shown.



32、C5 Control system








33、XILINX Control Panel

However, I can't see the overall structure of the control panel during the maintenance and repair of the whole machine. We can identify the appearance of the whole machine: for example, the network indicator of the C5 control board is down, as shown in Figure 34 below; the network port of the XILINX control board is up, as shown in Figure 35 below.



34、 C5 Control Panel appearance

The C5 control board is restored to the factory setting. After the mining machine is running, press and hold the RESET button for more than 5 seconds. After the red light is long, the mining machine is reset and restarted.




^{35、} XILINX Control Panel appearance

The XILINX control panel is restored to the factory setting. In the shutdown state, press and hold the IP Report button for more than 5 seconds, then release it and start the recovery.

Iv. Routine Maintenance process :

• Reference steps :



1、Routine inspection: First of all, take a visual on the Repair board first, See if there is a small heat sink shift, Deformation, The phenomenon of burning coke? If there is a need to deal with; The small heat sinks shifts, 先 After the demolition, Wash away the original gum, Repair and re-glue after passing. Secondly, after visual inspection, no problem., The impedance of each voltage domain can be detected first, detects if there is a short circuit, or open circuit condition. If there is any discovery, must be handled well.

Again, Detection of voltage in each voltage domain is achieved 0.4v, The voltage difference of each voltage domain must not exceed 0.05_° A voltage field voltage is too high or too low, the circuit of its adjacent voltage field is usually stored In abnormal phenomena. You need to troubleshoot the cause first.

2、 After routine testing, no problem. (Short-circuit detection of general routine testing is a must, Avoid burning chips or other materials due to short circuits when energized), Chip detection with test boxes available, And according to Test box detection results to determine positioning.

3. Display results based on test box detection, Start near the faulty chip, Detection chip test point (CLK IN OUT/TX IN OUT/RX IN OUT/RST IN OUT) VDD VDD 0V8 VDD 1V8 VDD 2V5 Equal voltage.

4、 And then according to the signal flow apart RX Signal Reverse Transfer (63 到 1 Number Chip) , Several of these signals CLK CO BO RST For forward delivery (1-63) , Finding abnormal faults by power supply sequence Point.

5. When locating to a faulty chip, The chip must be re-welded. The method is to add flux around the chip (Preferably a no-wash flux), Heating the solder points of the chip pin to a dissolved state, Move lightly under the left and right, Press the Chip; Enable the chip pin to be re-enchanted with the pad, Collect tin. To achieve the effect of re-tin. If you re-weld,, The fault is still the same, The chip can be replaced directly.

6. After repairing the operation board, When testing box detection, Must be more than two times. Two test times before and after : First time, After the replacement parts have been completed, Requires the operation board to cool down, Pass the test

After passing, Put one side first. Second time, After a few minutes, the arithmetic board cools completely., To test again. Although the two tests have a few minutes to be spent,, But this does not affect the work. will be repaired

Board on one side., Keep repairing the second board., And wait for the second plate to be repaired and cooled., Test the first block again. So time just staggered, Did not delay the total length of time.

7. The repaired board. Need to classify the fault, and the replacement component model, location, reasons and other aspects of the record. For feedback back to production, after sale, research and development.

8、 After the record., Re-installed into the whole machine for normal testing.

Fault type: S9 Common fault types are :

1. Heat sink, heatsink shift, variant ; Not allowed on the back of the board chip before powering on PCB Heatsink displacement on the board, Have collided, In particular, different voltages of the heatsink. Different voltage domains The heat sink is exposed to the possibility that a different voltage point will be shorted. And make sure each heatsink on the op-amp has a good heat conduction., Fixed firmly. Replace or re-heat the heatsink, It is necessary to clean the heat sink, the residue on the chip and then re-glue the adhesive., Residual heat conductive adhesive can be cleaned with anhydrous alcohol.

2. Impedance imbalance in each voltage domain ; When the impedance of some voltage domains deviates from normal, It is indicated that there are open circuit and short circuit in abnormal voltage domain. The general chip is the most likely cause

Big. But there are three chips per voltage domain., Often fail when, Only one of the problems. The method of finding out the problem chip can detect the anomaly

of the ground impedance by the test point of each chip. Point. If you encounter a short-circuit phenomenon, The same voltage can be first removed from the heatsink on the chip, Then observe the chip pin has no tin phenomenon. If the appearance cannot find a short-circuit point, The short-circuit point can be found according to the resistance method or current interception method.

3, voltage-Domain voltage imbalance;

When some voltage field voltages are too high or too low, In general, its abnormal voltage domain or adjacent voltage domain exists I Case of abnormal signal, Cause one or the next voltage field to work in an abnormal state and the voltage imbalance. The anomaly can be found by detecting the signal and voltage at each test point., The individual needs to find the anomaly by comparing the impedance of each test point. Pay special attention to, CLK Signal and RST Signal, These two anomalies are the most likely to cause voltage imbalance.

4, missing chips; Missing chip is the test box at the time of detection, Not all of them are detected. 63 A chip, Often only the actual number of chips is not detected. and the actual missing (Not detected) The exception chip is not in the displayed position, In this case, the abnormal chip should be accurately located by testing. The positioning method can be used TX By the way of the deadline issued, Find the location of the abnormal chip. is to put a chip's TX Signal to ground, For example : The first 50 A chip. TX The output of the field to the voltage domain After, Theoretically, if all the chips in front are normal, The test box should show the detected 50 A chip? If you do not detect 50 A chip, Description exception in 50 A chip before ; \pmu The fruit detects 50 A chip, Description of the abnormal chip in the first 50 After a chip. The second method is used to find out the location of the anomaly chip.



5, Broken chain;

A broken chain is like a missing chip., But the broken chain is not the chip to find the core is abnormal, Instead, all the chips on the back of the abnormal chip fail because of an abnormal chip. Like a chip book. I can work., But it does not forward other chip information; Then, The entire signal chain will come to an abrupt halt here., Lose a large part of, is broken chain. Broken chain general test box can be displayed, Like what : When the test box detects the chip, Only detected 14 A chip, If the preset number of chips is not detected in the test box It's not working., So it only shows how many chips are detected., At this point, only the numbers displayed "14", In section 14 Detect the voltage and impedance of each test point before and after a chip can find a problem Area

6, do not run;

Do not run means that the test box does not detect the chip information of the Operation board, and display NO hash board; This phenomenon is most common, The range of faults involved is also wide. 1), a voltage-domain voltage anomaly caused by the non-operation; The problem can be identified by measuring the voltages in each voltage domain.

2) , an abnormal chip caused Anomalies can be found by measuring each test point signal. CLK Signal : 0.9 in ; Signal by 00 Number of chips output to 62 Number Chip, But the current version is only one crystal oscillator, Where the signal is abnormal. LCK 的, All the signals in the back are abnormal., 根 The signal is transmitted in the order of direction lookup.

TX Signal: 1.8 in; This signal is determined by the 00、01、、、、、、62 Number of chips, When the dichotomy of a point anomaly, forward detection can be. RX Signal: 1.8 in; This signal is determined by the 62、、、、、、01、00 Number returned by the, Identify the cause of the fault through chip signal direction, S7 和 S9 运 The board does not run the signal as the highest priority, First find the signal.

BO Signal : 0V, The signal is detected on the chip Re When the signal returns to normal, To be pulled down to high level, Otherwise the high level. RST Signal : 1.8 in ; Power on the operational board and plug it in I After the signal, This signal will be 00、01、、、、、、62 Direction to the last chip. 3) A chip Vdd Caused by Can be measured by measuring the potential difference in each voltage domain is normal, Under normal circumstances, 当 Vdd Voltage is 0.4 in 时, The normal voltages for each test point in other voltage domains are also 0.4 in, To ensure that each electric Balance between the pressure domains.

4) of a chip. VDD1V8 Voltage anomalies

By measuring the test points of each voltage to determine VDD1V8 Voltage is normal, Under normal circumstances, I Voltage Determines the voltage at each test point, 当 I Voltage is 1.8 in 时, All test points in other voltage domains are normally electrically Pressure also for 1.8 in

5) of a chip. VDD2V5 Voltage anomalies

Confirm the voltage is normal, Not normal with Vdd Voltage is relatively low. 6) The step-down circuit and the boost circuit are caused by abnormal

Direct measurement of the upper left corner of the operation board C8 Capacitance output Are the voltages on both sides 8.27-9.07 in Between, No or more than needed to U3 PIC Re-upgrade; Confirm PIC After the voltage is normal, 检测 U100 Whether there is output 15V Voltage, Non-detectable peripheral parts and U100 Itself.

7Low;

Low calculation capacity can be divided into :

1) When testing a box test, The box received the Nuncio Enough, Not enough power to show in the. This phenomenon can be directly through the test box of the serial printing information to see the return of each chip

Nence The quantity is judged by how much, General return Nence The number of chips below the set value should be troubleshooting, Excluding non-false solder, Outside reason, The chip can be replaced directly.

2) When testing a box test, But after the machine installed, the calculation force is low. Most of this is related to the cooling conditions of the chip., Need to pay special attention to each chip of the small heat sink with glue, and the whole

The ventilation performance of the machine. Another reason is that a chip's voltage is at a critical, After loading the machine, 12V Power supply and test power supply differences cause the test and operation of the calculation force is biased, $\overline{\Pi}$

Test with test box after lowering, Slightly adjustable voltage DC The Adjustable power supply 12V After output, To test again, Find the return Nence The lowest number of voltage domains are all chip to troubleshoot. 8, a Chip in the ;

When passing test box testing, Test box serial port information shows the return of a chip Nence Insufficient or zero, In addition to the problem of solder and peripheral components, The chip can be replaced directly.

• Maintenance Instructions :

1, maintenance, The service technician must be familiar with the function and flow direction of each test point, the normal voltage value and the impedance value of the ground. 2, must be familiar with chip welding, To avoid causing PCB Blistering deformation or pin damage.

3、 bm1387 Chip encapsulation, Chip on both sides 16 Feet. Polarity and coordinates must be aligned when soldering, cannot be misplaced.

4, when replacing the chip, Must clean the heat conduction fixing glue around the chip, Lest IC The chip is damaged two times when it is not floating or cooling

properly during welding.

• Precautions :

1.Because the back of the chip is connected to the chip, Special slender pen must be used to detect test point signals, And the stylus is exposed to metal except the contact tip., Other places must be used Heat shrinkable tube Sealing off insulation, In order to avoid the test point, The stylus is exposed to both the heatsink and the test point. The voltage difference between the two-row circuit is very large., Simultaneous exposure to different voltage domains (散 Hot film) And the test point would create a man-made damage chip., Special attention.

2.Welding, Because the back of the chip is tightly attached PCB Plate of the small heat sink, Heat conduction is faster. So in the welding must need to use the bottom auxiliary heating (200 degree or so), can improve efficiency and reduce the PCB Damage to the board. If there is no bottom heating device, When replacing the chip, The back of the chip must first be PCB The small heatsink on the board is taken down and replaced.

New fault type please contact our engineering department in time, We will continue to analyze and update this content !

