\*This document summarizes major features of the device. The contents of this document are preliminary. A formal specification is separately provided by "DATA SHEET".



## DESCRIPTION

The MB39A104 is a 2-channel pulse width modulation (PWM) DC/DC converter IC with over current protection. This IC corresponds to the operation of wide range (7V to 19V) of the power supply voltage. This IC can be operated by high frequency, therefore the value of the coil can be reduced. In addition, the DC/DC converter can be few external parts, and various application of the LCD monitor etc. can

In addition, the DC/DC converter can be few external parts, and various application of the LCD monitor etc. can be achieved by a low cost.

#### FEATURES

Wide input voltage operating range :7V to 19V High frequency operation :1MHz (Max) High precision reference voltage :  $5.0V \pm 1\%$ Built-in over current protection Built-in standby current function: $0\mu$ A(typ) Built-in circuit for load-independent soft-start Built-in totem-pole output stage supporting P-channel MOS FETs devices.

## PACKAGE



## **PIN ASSIGHNMENT**



(TOP VIEW)

(FPT-24P-M03)

# **PIN DESCRIPTION**

Pin no.	Symbol	I/O	Descriptions
1	VCCO	-	Output circuit power supply terminal.
2	VH	0	Power supply terminal for FET drive circuit (VH = VCC - 5 V)
3	OUT1	0	CH1 external Pch FET gate drive terminal.
4	VS1	Ι	CH1 overcurrent protection circuit input terminal.
5	ILIM1	Ι	CH1 overcurrent detection resistor connection terminal. The overcurrent detection reference voltage is set by external resistance and the internal current source( $110\mu A$ at RT= $24k\Omega$ ).
6	DTC1	Ι	CH1 PWM comparator input terminal. The output is controlled by the lowest voltages in FB1 and the DTC1 terminal voltage.
7	VCC	-	Power supply terminal for reference voltage and control circuit.
8	CSCP	-	Timer-latch short-circuit protection capacitor connection terminal.
9	FB1	0	CH1 Error amplifier (Error Amp 1) output terminal.
10	-INE1	Ι	CH1 Error amplifier (Error Amp 1)inverted input terminal.
11	CS1	-	CH1 Soft-start capacitor connection terminal.
12	RT	-	Triangular-wave oscillation frequency setting resistor connection terminal.
13	СТ	-	Triangular-wave oscillation frequency setting capacitor connection terminal.
14	CS2	-	CH2 Soft-start capacitor connection terminal.
15	-INE2	Ι	CH2 Error amplifier (Error Amp 2)inverted input terminal.
16	FB2	0	CH2 Error amplifier (Error Amp 2) output terminal.
17	VREF	0	Reference voltage output terminal.
18	GND	-	Output circuit ground terminal.
19	DTC2	Ι	CH2 PWM comparator input terminal. The output is controlled by the lowest voltages in FB2 the DTC2 terminal voltage.
20	ILIM2	Ι	CH2 overcurrent detection resistor connection terminal. The overcurrent detection reference voltage is set by external resistance and the internal current source (110 $\mu$ A at RT=24k $\Omega$ ).
21	VS2	Ι	CH2 overcurrent protection circuit input terminal.
22	OUT2	0	CH2 external FET gate drive terminal.
23	GNDO	_	Output circuit ground terminal.
24	CTL	Ι	Power supply control terminal "H" level : IC operating mode "L" level : IC standby mode

## BLOCK DIAGRAM



4/

## **ABSOLUTE MAXIMUM RATINGS**

Parameter Symbol		Conditions	Rating	Unit
Power supply voltage	Vcc	VCC, VCCO	20	V
Output current IOUT		-	60	mA
Peak output current	Iout	$Duty \le 5 \% (t = 1 / fosc \times Duty)$	700	mA
Power dissipation	Pd	$Ta \le +25 \ ^{\circ}C$	740*	mW
Storage temperature	Tstg	-	-55 to +125	°C

\*: The package is mounted on the dual-sided epoxy board (10 cm  $\times$  10 cm).

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current,

temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Power supply voltage	Vcc	VCC, VCCO	7	-	19	V
Reference voltage output current	Iref	-	-1	-	0	mA
VH pin output current	Іvн	-	0	-	(30)	mA
Input voltage	VINE	-INE1, +INE2	0	-	V <sub>CC</sub> - 0.9	V
input voltage	Vdtc	DTC1,DTC2	(0.3)	-	(V <sub>CC</sub> - 0.9)	V
CTL pin input voltage	VCTL	-	0	-	19	V
Output current	Iout	-	-45	-	45	mA
Peak Output current	Iout	$Duty \le 5\%(t = 1 / fosc \times Duty)$	-450	-	450	mA
Oscillation frequency	fosc	-	100	500	(1000)	kHz
Timing capacitor	Ст	-	(47)	(100)	(560)	pF
Timing resistor	Rт	-	(12)	(24)	(120)	kΩ
VH pin capacitor	Сvн	-	-	0.1	1.0	μF
Soft-start capacitor	Cs	CS1,CS2	-	(0.1)	(1.0)	μF
Short-circuit protection capacitor	CSCP	-	-	(0.1)	(1.0)	μF
Reference voltage output capacitor	Cref	-	-	0.1	1.0	μF
Operating ambient temperature	Та	-	-30	+25	+85	°C

#### WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## **ELECTRICAL CHARACTERISTICS**

Parameter	Symbol	Pin No.	Conditions	Min.	Тур.	Max.	Unit	
1.Reference voltage block (REF)								
Output voltage	Vref	17	-	(4.95)	(5.00)	(5.05)	V	
Input stability	Line	17	VCC = 7V to $19V$	-	3	10	mV	
Load stability	Load	17	VREF = $0 \text{ mA to } -1 \text{ mA}$	-	1	10	mV	
Short-circuit output current	Ios	17	VREF = 1 V	(-50)	(-25)	(-12)	mA	
2.Under voltage lockout	protection	circuit (U	JVLO)					
	VTLH	17	VREF _	(2.6)	2.8	(3.0)	V	
I nreshold voltage	VTHL	17	VREF Y	(2.4)	2.6	(2.8)	V	
Hysteresis width	VH	17	*	-	(0.2)	-	V	
3.Short-circuit protection Logic block (SCP Logic)								
Threshold voltage	VTH	8	-	0.68	0.73	0.78	V	
Input source current	ICSCP	8	-	-1.4	-1.0	-0.6	μΑ	
Reset voltage	Vrst	17	VREF L	(2.4)	(2.6)	(2.8)	V	
4.Short-circuit protection	n Compara	ator block	x (SCP Com.)					
Threshold voltage	VTH	8	-	(2.8)	3.1	(3.4)	V	
5.Triangular wave form	oscillator	block (OS	C)					
Oscillation frequency	fosc	13	(CT=100pF, <mark>RT= 24 kΩ</mark> )	450	500	550	kHz	
6.Soft-start block (CS1,C	CS2)							
Charge current	Ics	11,14	CS1=0V,CS2=0V	-14	-10	-6	μΑ	
7.Error amplifier block (	Error Am	p 1, Erro	r Amp 2)					
Threshold voltage	Vio	9,16	FB1=2V,FB2=2V	(1.227)	(1.240)	(1.253)	V	
Input bias current	Ів	10,15	-INE1=0V,-INE2=0V	(-120)	(-30)	-	nA	
Voltage gain	Av	9,16	DC	-	100	-	dB	
Frequency bandwidth	BW	9,16	AV = 0dB	-	(1.6)	-	MHz	
Output voltage	Voh	9,16	-	4.7	4.9	-	V	
Sulput voltage	Vol	9,16	-	-	40	200	mV	
Output source current	ISOURCE	9,16	FB1=2V,FB2=2V	-	-2	-1	mA	
Output sink current	Isink	9,16	FB1=2V,FB2=2V	150	200	-	μΑ	

\* : Standard design value

(Ta=25°C,VCC=12V,VCCO=12V,VREF=0mA)

Parameter	Symbol	Pin No.	. Conditions	Min.	Тур.	Max.	Unit
8.PWM comparator block (PWM Comp.1,PWM Comp.2)							
Threshold voltage	VT0	6,19	Duty cycle = 0 %	(1.4)	(1.5)	-	V
	VT100	6,19	Duty cycle = $100 \%$		(2.5)	(2.6)	V
Input bias current	Idtc	6,19	DTC1=0.4V,DTC2=0.4V	(-2.0)	(-0.6)	-	μΑ
9. Overcurrent protection	n circuit bl	ock (OCI	P1,OCP2)				
ILIM terminal input	IILIM	5,20	Rτ=24kΩ	(99)	(110)	(121)	μΑ
Offset voltage	Vio	5,20	*		1		mV
10.Bias voltage (VH)							
Output voltage	VH	2	VCC=VCCO=7V to 19V, VH=0 to 30mA	(Vcc-5.5)	(Vcc-5.0)	(vcc-4.5)	V
11.Output block (Drive)	,Drive2)						
Output source current	ISOURCE	3,22	$OUT1 = 7V, OUT2 = 7V, Duty \le 5\%$	-	(-200)	(-100)	mA
Output sink current	Isink	3,22	$OUT1 = 12V, OUT2 = 12V, Duty \le 5\%$	(100)	(200)		mA
Output ON register	Roн	3,22	OUT1 = -45 mA OUT2 = -45 mA	-	(8.0)	(12.0)	Ω
	Rol	3,22	$\begin{array}{l} OUT1 = 45 \text{ mA} \\ OUT2 = 45 \text{ mA} \end{array}$	-	(6.5)	(9.7)	Ω
12.Control block (CTL)							
CTI in put voltago	VIH	24	Operating mode	2	-	19	V
CIL input voltage	VIL	24	Standby mode	0		0.8	V
Input current	ICTLH	24	CTL = 5 V	-	(50)	(100)	μΑ
	ICTLL	24	CTL = 0 V	-	-	1	μΑ
13.General							
Standby current	Iccs	1,7	CTL = 0V	-	(0)	(10)	μΑ
Power supply current	ICC	1,7	CTL = 5V	-	(5.0)	(7.5)	mA

\* : Standard design value

## **FUNCTIONAL DESCRIPTION**

## Control block (CTL)

As CTL terminal is setting "L" level, IC is the standby mode. The supply current in the standby mode is  $10\mu A$  maximum.

### Functional matrix by the control circuit operating

CTL	IC
L	OFF(Standby)
Н	ON(Operating)

Protection circuit

Functional matrix by the protection circuit operating

Operation circuit	CS1	CS2	OUT1	OUT2
Short-circuit protection circuit	L	L	Н	Н
Under voltage lockout protction circiut	L	L	Н	Н
Overcurrent protection circuit	L	L	Н	Н

## **SETTING THE TIMER-LATCH SHORT-CIRCUIT PROTECTION**

Each channel uses the short-circuit detection comparator (SCP Comp.) to always compare the error amp's output level to the reference voltage.

While the DC/DC converter load conditions are stable on both channels, the short-circuit detection comparator keeps its output at the "L" level and the CSCP terminal (pin 8) remains at the "L" level.

If a load condition changes rapidly due to a short-circuit of the load, causing the output voltage to drop, the short-circuit detection comparator changes its output to the "H" level. This causes the external short-circuit protection capacitor Cscp connected to the CSCP terminal to be charged at  $1\mu$ A.

Short-circuit detection time : tscp tscp (s)  $\cong 0.73 \times Cscp \ (\mu F)$ 

When the capacitor Cscp is charged to the threshold voltage (VTH  $\cong$  0.73V), the protection circuit sets the latch and turns off the external FET (setting the dead time to 100%). At this time, the latch input is closed and the CSCP terminal (pin 8) is held at the "L" level.



<Timer-latch short-circuit protection circuit>

## **SETTING THE OVERCURRENT DETECTION CURRENT**

The overcurrent protection circuit is actuated upon completion of the soft-start period.

If an overcurrent flows, the circuit detects the increase in the voltage between the main side FET's drain and source by the main sideFET ON resistor (RON). When the state of overcurrent continues more than time set by capacitor connected with CSCP terminal (pin 3 ,pin 22), output is fixed at "H" level.

The detection current value can be set by the resistors (RLIM) connected between the drain of FET (Q1) and ILIM 1,2 terminal (pin 5, pin 20).

Detection current value : IOCP

$$IOCP(A) \cong \frac{ILIM \times RLIM}{Ron} - \frac{(VIN-Vo) \times Vo}{2 \times VIN \times fosc \times L}$$
$$ILIM(A) \cong \frac{2.7}{RT}$$

Note) The detection current value is influenced by ON resistor (RON) difference (contains the temperature characteristic) on the external FET(Q1) and the board pattern. Therefore, please confirm current value with the board actually used when you set the detection current value.



<Overcurrent detection circuit>

## **SETTING THE OUTPUT VOLTAGE**



#### **SETTING THE TRIANGULAR WAVE OSCILLATROR FREQUENCY**

The triangular wave oscillation frequency can be set by the timing resistor ( $R_T$ ) connected the RT terminal (pin 12) and the timing capacitor ( $C_T$ ) connected the CT terminal (pin 13).

Triangular wave oscillation frequency : fosc

 $fosc(kHz) \cong \frac{1200000}{CT(pF) \times RT(k\Omega)}$ 

## **SETTING THE SOFT START TIME**

The soft-start function prevents rush current events when the IC power is turned on , by connecting soft-start capacitor( $C_{s}1,C_{s}2$ ) to the CS terminal(pin 11,pin 14). The CTL terminal (pin 24) becomes "H" level, and when the IC is activated (more than UVLO threshold voltage), IC charges to external soft start capacitor ( $C_{s}1,C_{s}2$ ) of the CS1,CS2 terminal at 10µA. Because the error amp Output terminal (FB1 (pin 9) (FB2 (pin 16))) is determined by the comparison to the lower of the two non-inverted input terminals (Reference voltage(1.24V), CS1 terminal voltage (CS2 terminal voltage)) to the inverted input terminal (-INE1 (pin 10) ,-INE2 (pin15)) voltage, the FB1 (FB2) of the soft start interval is determined by the comparison to the Reference voltage(1.24V) and CS1 terminal voltage. Thus the DC/DC converter output voltage rises in proportion to the CS1 (CS2) terminal voltage as the external soft-start capacitor connected to the CS1 (CS2) terminal charges. The soft start time is determined by the following formula.



## **PACKAGE DIMENSION**

# FPT-24P-M03





## **USAGE PRECAUTIONS**

**1.** Printed circuit board ground lines should be set up with consideration for common impedance.

#### 2. Take appropriate static electricity measures.

- Containers for semiconductor materials should have anti-static protection or be made of conductive material.
- After mounting, printed circuit boards should be stored and shipped in conductive bags or containers.
- Work platforms, tools, and instruments should be properly grounded.
- Working personnel should be grounded with resistance of 250 kW to 1 MW between body and ground.

#### 3. Do not apply negative voltages.

The use of negative voltages below -0.3V may create parasitic transistors on LSI lines, which can cause abnormal operation.

#### FUJITSU LINITED

For further information please contact

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices Akiruno Technology Center, 50 Fuchigami, Akiruno, Tokyo 197-0833, Japan Tel: 81(42) 532-2132 Fax: 81(42) 532-2414 http://www.fujitsu.co.jp/

Asia Pacific FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220 http://www.fmap.com.sg/ [Taiwan Branch] 4th FI.,No.170,Tun-Hwa N Rd.,Taipei, Taiwan Tel: (886-2) 2719-2011 Fax: (886-2) 2545-3690

North and South America FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179 Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST) Tel: (800) 866-8608 Fax: (408) 922-9179 http://www.fujitsumicro.com/

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use.

Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

#### CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with

FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.