



Automotive Performance Analysis for Virtual Prototypes

FTF-ACC-F1260

Manfred Thanner | Senior Member of Technical Staff

JUNE.2015





External Use

Pressule, the Pressule legs, AtVivo, G-5, CodeTEST, CodeWartor, ColdFire, ColdFire, C-Here, the Energy Efficient Solutions logs, Kinetis, MagnY, mobileCT, PED, PowerQURC, Processor Expert, CarRQ, Darid Converge, Garves, Restly Pas, SalvAsure, the SalvAsure logs, StanCons, Engremany, VarKia, Vytnit and Xtimids are trademarks of Pressula Benciconstactors, Inc., Rey, U.S. Pat, & Tru. CH. Atlante, BeeK, BestNeitsch, Carehter, Fevin, Layerscape, MXC, Planthur, He Solage, QUICC Engine, BMARTMON, Strees, Torobula and LMEMS are trademarks of Pressulate Benciconductor, Inc. All other product or service names are the property of their respective contexts. © 2015 Pressulate Benciconductor, Inc.




Agenda

- Session Overview
- Use cases for Virtual Prototype
- Automotive Needs
- Model Build & Exchange
- Benchmark Categories
 - Loosely Timed
 - Approximate Timed
 - Error Injection Example
- Virtual Platform Partners
- Summary





WP Where are the Virtual Platforms being used





Automotive Needs

1 7 194





NP

Driving Factors for Automotive System Level Simulation

Increasing application and architecture complexity drive in Automotive the need for Model Based Design

Key Driving Factors:

- Power & Performance Envelope
 - More compute performance at the same clock speed within power budget
- Functional Safety
 - Error injection
- Pre-Silicon SW development


Model Supply Chain

Inter company model exchange

- Semi \rightarrow Tier \rightarrow OEM
- Model Extensions / add ons at each stage

External Use | 4





Automotive Heterogeneous Simulation Requirements



Heterogeneous system to be covered by automotive system simulation

- ADAS Camera & Data fusion algorithms → high speed simulation
- **Powertrain** High dynamic control loops →co-simulation with **plant models**
- **Body** Network and I/O driven \rightarrow **connectivity** to networking tools
- Chassis & Safety Control loops, Networks → plant models & connectivity
- Driver Information System Graphics, Video, Cameras → virtual displays, speed



External Use 5 **#FTF2015**



Virtual Prototype Merits and Accuracy Requirements

- Early System Trade-Off Analysis
 - Manage the complexity
 - Analysis beyond CPU MIPs and memory footprint
- System evaluation of new IP ahead of first Silicon.
- Prepare system/user oriented test cases
- Early software development start
- MCU / system operation insight (perhaps not available in hardware)
 - Potential for fault injection scenario analysis
 - Potential for FMEA case scenario analysis
- \rightarrow Multiple use cases to be resolved by one model
- \rightarrow Target to avoid multiple model investments
- \rightarrow Ideal Case "one size fits all"












Model Approaches & Integrations





External Use | 7





Standards Required for Affordable Eco Systems

- Virtualization has been used by many years in the industries
 - Initial company proprietary solutions
 - Future is fully standardized, inter operable models in an ecosystem
 - TLM, model to tool APIs, model to model standard definitions
- Automotive modeling standards and best practices are evolving
 - Standards basis for productivity gain & Eco System Build up

 Company internal solutions Semi's, Tier1, OEMs Proprietary by nature Targeted to few use cases 	 Commercial solutions became available Often based on out placed company solutions First standardization efforts visible 	 Standards evolve Model reuse Wider number of use cases addressed Commercial ecosystems became available Wider use 	 Standardization on : TLM Model to tool Model exchange Model guide lines Standards & automations 	Standards
1980s	1990s	2000s	2010s	→

More Standards

being needed

going forward



External Use 8

System Level Model Focuses



IP Models

- Accurate IP development models
- Limited SW Error Injection capabilities
- Accelerator / Core models
- Accurate vs. Speed option
 - -Kcycles vs. xxx MIPS
- Debugger integration of accelerators
- Limited error inject capabilities for SW use case



- •Key new features vs. model completeness
 - Functional vs. Performance analysis

SoC

Model

- Reuse of IP model eco-system (core, GPU, interconnect, accelerators)
- SW Tool integrations

ECU

 Interconnect model to plant


ECU

Model

- Connect known comms IP
- High speed simulation to support multi-core use case
- Multi staged Tool & **IP** support chain



Risk of Requirements (Over) load



- Has the model being created for the initial use case with supply chain in mind → The models have to support the "next use case"
- Too high or too low abstraction level → someone might be dissappointed (e.g. cycle accurate cores vs. functional cores)

Contradicting Abstraction Levels Example

- Transactors make address model integrations on different abstraction levels
- Transactors don't solve abstraction mismatch for use case mismatch at creation time vs next step usage



Model Completeness Overview


Model Type	Scope	Use Case
Core model ISS only	Core only, Instruction set covered (no exceptions), e.g., Lauterbach build in ISS	Running cross compiled code without interaction to peripherals
Core ISS With exceptions	Core model takes any exception into account; used often in high end speed models without timing	Code running with exceptions, e.g., software interrupts
Core model cycle count accurate	Used for profiling requires accurate memory models	Used for profiling, cycle count accuracy; periphery stub as memory
Platform model	Core, memory, IRQ, xbar Can be used for memory profiling	For OS porting/development, minimal peripheral features covered (max IRQ, timer)
Full chip model	Used all models	Covering all peripherals, EVB equivalent
Full chip model with plant model	Application development	Additional models are connected or co-simulated

Virtual Platforms






Build Process







Automotive Model Aggregation



- The "handover membranes"
- Dependency at each handover phase
 - Model abstraction (LT / AT) \rightarrow increasing abstraction along the supply chain
 - License models to aligned \rightarrow Who invests? Who benefits ?
 - Tool vendor numbers increase (Software debuggers, Co-Simulations, etc.)
 - Increase eco-system complexity
 - First line support moves with the integration stages







Model Integrations

- Virtual Prototype delivery through development Partners
 - Synopsys
 - ASTC

ECU Integration by Tool Partners


- ECU level integrations (Simulink, CANoe, etc.)
- 3rd party tool integration
- \rightarrow ECU level Performance Analysis





Performance Analysis & Error Injections

#FTF2015





External Use | 15





Benchmarking on Virtual prototypes are based on two main categories

Absolute benchmark based on cycle approximate model base → Approximated Timed Models

Relative benchmarks based on known baseline

→ Loosely Timed Models

Error Injection

→ Functional Safety Software development

16






Cycle Approximate Performance Analysis

Cycle Approximate peformance models require full data path coverage


→Primary target are the core and memory platform

→Simulation speed is determined by accurate model setup





NP Relative Performance Assessment




- Timing annotated models
- Large Software pacakges
- OS booting System
- Focus is on Functional Software stacks
- Interplay of SW deliverables





Approximate Benchmark Activities





External Use | 19



Benchmark on Approximate Models

- Main Use cycle approximate execution
- Benchmark and taking time stamps
- Dedicated SW components visible


- But what is the root cause ?
- What is the sensitivity ?

→Analysis capabilities allow to detect root causes
→Non-intrusive instrumention






- SW Stack listed
 - Dedicated statistics available
- Core Register access
 Shows compiler efficiency
- Individual Transactions view
 - Timing annotated
 - Internal bus traffice
- Instruction view
 - Cause of instruction to transactions being visible







SW to Transaction Root cause



PowerArchitecture Virtual Prototype



External Use | 22 **#FTF2015**



Loosely Timed Benchmark





External Use | 23





What can be done with loosely Timed benchmarks

Loosely timed models can be used

- >Large number of performance relevant data can be extracted
- →Ease of control in Virtual Prototype
- →Ease of HW and SW interaction through deeper logging capability
- →Hardware event can be viewed concurrent to SW event
 - Example: Core Register vs Function view

Code profiling

- Call stacks
- Instruction counts per function
- HW access rates
- Parametric change of W settings

External Use

24

- Cache Analysis



SW Stack Analysis

- Concurrent view of fully traceable SW
- Function View
- Core Register View
- Peripheral View
- Instruction View

 \rightarrow Virtual Prototype allows a "one stop view" on in the SW hierarchy down to HW related events

Diff = 3263042952.pt		3250 us		3300 us	
Core Register Trace	Chater0.cpu0				
apul	- AAuch64 C		LANDERS, AND REAL AND AND A REAL POINT		040
Configure	- AArch64_C-				
	- AAuch64_C				10000111
	- AAudi64_C_0_04_1100	x1 0x80 0x2 0 0x1 0x4	000 Ox. 0x80253	0. 0.45 0.45 0.45	
	- AArch			0x40	
	- AArds Cor	a Paniet	ers Acces	202	0,23
	- AArch	e negisi	CI 3 MUUC3		Ex1000
	- AArch				0.0 Dxe
· Function Trace	icp: DataDescriptor I icp: DataDescriptor F				
apul	kcp::DatsDescriptor:"				
	man malice				
Find in outent context	memorp				
Configure .	memopy III				
Select Function	operator delete(void*)				
	startup				
	std:basic_string/cha				
	std:string:_Rep:_M				1
	std shing Rep. M. std shing Rep. S.				
	std.song_nep_s_			10-3 10-3	
	std:string.compare(c				
	atd:vectorsACF_Pror atd:vectorsACF_Pror	L. ALL			
	strien			N 1	
	apex:recources			· · ·	
	strien II oper: recources apar. monurces OAL interruptFr	SW	Trace		1
	attien H apex recources apex recources	SW	Trace		,
✓ Instruction Trace	attion a spec: recources apex: recources QAL_interrupFr QAL_interrupFr	SW	Trace		.)
Instruction Trace	attien H apex recolaces apex recolaces OAL_intemptr OAL_intemptr OAL_intemptr apex:recolaces	SW	Trace)
	attien apex recources apex recources OAL_interrupt- apex recources	SW			
Console Details 21	strein appex recounces appex recounces appex recounces appex recounces appex recounces cummared: + + + + + + + + + + + + + + + + +			121	,
Console Details 21	Affen apex recourses apex recourses Apex recourses OAL_intempFr OAL_intempfr apex recourses turnamed + + + + + + + + + + + + + + + + + + +	1	1001		
Console Details 22 [truction Trace for SYSTEM.E me (pt)	Affein appex recounces appex recounces appex recounces OAL_interruption appex recounces curnamed: + + + + + + + + + + + + + + + + + + +		Address	Disessembly	,
Conside Details 22 [truction Trace for SYSTEM.E me (ps) 52730457	strein spex recoarces apex reco	1	Address 0x80138cbc	Disassembly BL (pc)+0.da1f8	, 0x80192eb4
Console Details 22 [truction Trace for SYSTEM.E me (pi) 62730457 62751290	Affen apex recoarces apex recoarces approximate approximate	1	Address 0x80138cbc 0x80192eb4	Disessembly BL (pc)+0.da1f8 MOV x1.x0	
Console Details 22 [truction Trace for SYSTEM.E me (ps) 62730457 62751290 62772123	Atten apex recourses apex recourses OAL_Interruption apex recourses CUSI2V234.CPU_BOARD.CPU.cluster0.cpu0 Function/Address operator new(unsigned long) + 0x18 malloc malloc	1	Address 0x80138cbc 0x80192eb4 0x80192eb8	Disassembly BL (pc)+0xda1f8 MOV xLx0 ADR9 x0,(pc)+0x7	e000 ; 0x8021.
Console Details 22 [truction Trace for SYSTEM.E me (ps) 62730457 62751290 62772123	Affen apex recoarces apex recoarces approximate approximate	1	Address 0x80138cbc 0x80192eb4	Disessembly BL (pc)+0.da1f8 MOV x1.x0	e000 ; 0x8021.
Console B Details 12 (truction Trace for SYSTEM.E) me (pi) 62730457 62751290 62772123 62772256 62813789	Atten apex recourses apex recourses OAL_Interruption apex recourses CUSI2V234.CPU_BOARD.CPU.cluster0.cpu0 Function/Address operator new(unsigned long) + 0x18 malloc malloc	1	Address 0x80138cbc 0x80192eb4 0x80192eb5 0x80192ebc 0x80192ebc 0x80192ec0	Disassembly BL (pc)+0x5a1f8 MOV x1x0 ADRP x0,(pc)+0x7 LDR x0,1x0,=0xab0 B (pc)+0x14;0x1	e000 ; 0x8021. I] 30192ed4
Console B Details 12 (truction Trace for SYSTEM.E) me (pi) 62730457 62751290 62772123 62772256 62813789	Affen apex recoarces apex recoarces OAL_interrupTc apex recoarces Atomated t + t + t + t Memory CUS32V234.CPU_BOARD.CPU.clusted.cpu0 Function/Address operator new(unsigned long) + 0x18 malloc malloc + 0x8	1	Address 0x80138cbc 0x80192eb4 0x80192eb5 0x80192ebc	Disassembly BL (pc)+0.5a1f5 MOV s1,x0 ADR9 x0,(pc)+0x7 LDR x0,1x0,#0xa88	e000 ; 0x8021. I] 30192ed4
Console Details 12 (truction Trace for SYSTEM.E) me (pi) 62730457 6275123 62772123 62792956 62813789 62834622	Affen apex recourses apex recourses OAL_interrupPL apex recourses OAL_interrupPL apex recourses apex re	1	Address 0x80138cbc 0x80192eb4 0x80192eb5 0x80192ebc 0x80192ebc 0x80192ec0	Disassembly BL (pc)+0x5a1f8 MOV x1x0 ADRP x0,(pc)+0x7 LDR x0,1x0,=0xab0 B (pc)+0x14;0x1	e000 ; 0x8021. I] 30192ed4
Console Details 12 (truction Trace for SYSTEM.E) mm (pi) 62730457 6275123 62792956 62833789 62834622 62855455	Affen apex recoarces apex re	2 Context	Address 0x80138cbc 0x80192eb4 0x80192eb2 0x80192ebc 0x80192ebc 0x80192ec0 0x80192ed4	Disassembly BL (pc)+0x5a1f8 MOV x1x0 ADRP x0,(pc)+0x7 LDR x0,1x0,=0xab0 B (pc)+0x14;0x1	e000 ; 0x8021. I] 30192ed4 -0x603
Console Details 22 (truction Trace for SYSTEM.E) me (ps) 62730457 62751290 62751290 6275296 6283789 62834622 6285455 62855455 62856288	spex recoarces apex rec	2 Context	Address 0x80138cbc 0x80192eb4 0x80192eb2 0x80192ebc 0x80192ebc 0x80192ec0 0x80192ed4	Disessembly BL (pc)+0x3a18 MOV s1,x0 AD89 x0,(pc)+0x7 LDR x0,(pc)+0x4 B (pc)+0x14;0d STP s29,x30,(pc) 19	e000 ; 0x8021. I] 30192ed4 -0x6031 0x10]
Console Details 22 (truction Trace for SYSTEM.E) me (pi) 62730457 62731290 62772123 62792956 62833789 62834622 62855455 62855455 62855455 62857121	Affen apex recoarces apex recoarces OAL_intercept DAL_intercept CUS32V234.CPU_BOARD.CPU.clusted.cpu0 Function/Address operator new(unsigned long) + 0x18 malloc + 0x8 malloc + 0x8 malloc - 0x8 malloc - 1 x8 malloc + 0x8 malloc +	2 Context	Address 0x80138cbc 0x80192eb4 0x80192eb5 0x80192ebc 0x80192ebc 0x80192ec0	Disessembly BL (pc)+0x3a1f8 MOV s1,x0 ADRP x0,(pc)+0x7 LDR x0,1x0,=0x0x04 B (pc)+0x4; 0x4 STP x29,x30,(pc 0,(sp,= 0,(sp,=	e000 ; 0x8021. I] 30192ed4 -0x603) 0x10]
Console Details 12 (truction Trace for SYSTEM.E) me (pi) 62730457 62751290 62751290 62712123 62792956 62813789 62834622 62854622 6285555 62876288 62857121 62917954	Affen apex recoarces apex recoarces OAL_intercept apex recoarces All_intercept apex recoarces apex recoarces approximate approximate approxima	2 Context	Address 0x80138cbc 0x80192eb4 0x80192eb2 0x80192ebc 0x80192ebc 0x80192ec0 0x80192ed4	Disessembly BL (pc)=0.6a1f8 MOV s1,40 ADRP x0,[pc]=0x7 LDR x0,[p0,=0x846 B (pc]=0x44,0x4 STP x29,x30,[up = 100,[sp,= 1,#0x17	e000 ; 0x8021. 1] 00192ed4 -0x603 0x10]
Console Details 12 (truction Trace for SYSTEM.E) me (pt) 62730457 62751290 62772123 627722356 62813789 62834622 6285455 628574258 638671211 62817954 62938787	Affen apex recoarces apex recoarces OAL_interruption apex recoarces OAL_interruption apex recoarces apex recoarces ape	2 Context	Address Oxf0138cbc Oxf0138cbc Oxf0192eb4 Oxf0192eb8 Oxf0192eb8 Oxf0192eb8 Oxf0192ed9 Oxf0192ed4	Disassembly BL (pc)+0.6a1/8 MOV s1,40 ADRP x0,(pc)+0x7 LDR x0,140,#0xabl B (pc)+0x44;04 STP x29,x30,(sp,# 10,(sp,# 1,#0x17 x0	e000 ; 0x8021. IJ 30192ed4 -0x603 0x10] 0x20]
Console Details 22 (truction Trace for SYSTEM.E) me (ps) 62730457 62730296 62772123 62834622 62855455 638576288 62857521 628576288 62987121 62936787 6295670	Affen appex recourses appex recou	2 Context	Address 0x80138cbc 0x80192eb4 0x80192ebc 0x80192ebc 0x80192ed0 0x80192ed4 0x80192ed4	Disessembly EL (pc]+0x3a18; MOV s1,s0 AD99 s0,(pc]+0x3 LDR s0,190,#0xabl B (pc]+0x45;0x STP s29,x30,(pp,# 0,(sp,# 1,#0a17 d STP s21,322,(sp,#	e000 ; 0x8021. IJ 30192ed4 -0x603 0x10] 0x10] 0x20] 0x20]
Consols Details 22 (truction Trace for SYSTEM.E) mm (ps) 62730457 62751290 62772123 62792956 62834622 62834622 62855455 62876288 62857121 62917554 62938787 62938787 62936763	Affen appex recourses appex recou	2 Context	Address 0x80133cbc 0x80192eb4 0x80192ebc 0x80192ebc 0x80192ecc 0x80192ecd 0x80192ecd 0x80192ecd 0x80192ecd	Disessembly BL (pc(+0)dalf8 MOV s1,x0 AD89 x0,(pc)+0x7 LDR x0,(pc)+0x3 LDR x0,(pc)+0x4 B (pc)+0x4;0d STP s29,x30,(pp,# 1,#0x17 d0 STP s21,x22,(sp,# STP s23,x24,(sp,#	e000; 0x8021. IJ 00192ed4 -0x603 0x10] 0x201 0x201 0x201 0x201 0x201
Console Details 21	Affen apex recoarces apex recoarces OAL_interc.pFr OAL_interc.pFr OAL_interc.pFr OAL_interc.pt apex recoarces CUS32V234.CPU_BOARD.CPU.clusted.cpu0 Function/Address operator new(unsigned long) + 0x8 malloc y +	2 Context	Address 0x80138cbc 0x80192eb4 0x80192eb4 0x80192ebc 0x80192ec0 0x80192ec4 Ox80192ec4 Ox80192ec6 0x80192ec8 0x80192ec8 0x80192ec8 0x80192ec9 0x80192ec8 0x80192ec9	Disessembly BL (pc)+0x3a1f8 MOV s1,x0 ADRP x0,(pc)+0x7 LDR x0,1x0,=%xx80 B (pc)+0x12,0x4 STP x23,x23,(sp,# STP x23,x24,(sp,# STP x23,x24,(sp,# STP x23,x24,(sp,#	e000; 0x8021. IJ 00192ed4 -0x603 0x10] 0x201 0x201 0x201 0x201 0x201


S32V234 Virtual Prototype \rightarrow Linux Boot



APEX Vision Example -S32V234 Virtual Prototype

SW Traces Vision Accelerator softwre Stats on Trace

- Host Code on ARM A53 core complex
- Approximate Timed view
- Function Statistic



[🛛] Console 🔝 Details 🖾 🚺 Memory

unction Trace for SYSTEM.ECU.S32V234.CPU_BOARD.CPU.cluster0.cpu0, context = (3212 µs to 3403 µs)

Function	Self (%)	Time in Setf (ps)	Time in Self+ Children (ps)	Called	Instructions
ACF_Process:ACF_Process()	0.18550941426976855	354161	354161	1	17
ACF_Process:AddPort(etd:string, icp	1.8005325502654008	3437445	24124614	2	165
ACF_Process:ConnectIO(stdustring, i	1.6041108175091752	3062451	10687329	2	147
ACF_Process::RetPortInfo(std:string)	0.862073160430101	1645807	2854121	2	79
ACF_Process:SetProcessIdentifier(st	0.05456159243228487	104165	624990	1	5
ACF_Process_APU::ACF_Process_AP	0.2946325091343383	562491	936652	1	27
ACF_Process_APU::AddPort(std:strin	1.8005325502654008	3437445			
ACF_Process_APUnCfgScenariosLacf	0.3273695545937092	624990	Eupot	ian Ang	
CF_Process_APUt:DefWorstCeseRoiL.	4.517609853393188	8624362	FUNCL	ion Ana	
ACF_Process_APU::DetectAvailApex	0.42558042097182197	812467			
CF_Process_APU::DetectHwResourc	0.38550941426976855	354161	1499976	1	17
CF_Process_APU::SelectOptimalSce	0.5019666503770208	958318	4604093	1	46
CF_Process_APU::SelectScenario(st	0.7529499755655312	1437477	20478839	1	69
ACF_Process_APU::SetApuLoadSegm	0.021824636972913945	41666	41555	1	2
ACF_Process_APU:/Start()	2.2152006527507657	4229099	17261244	1	203
PU_GAU55_5X5rdnitialize()	3.89569769966514	7437381	67353089	1	357
CelcCoreParameters_NumIterations(0.41466810248536495	791654	895819	1	38
lefcCoreParameters_TiteInfo(ACF_Pr	0.5237912873499347	999984	1104149	1	48
OCompare	0.3273695545937092	624990	624990	2	30
GenApuProgramParams(std:/vector<	16.65219801033334	31791158	979151	1	826





- Capturing on functional level the Code Execution On ARM A53 core
- Key performance metrics can be accessed




Function Trace for SYSTEM.ECU.S32V234.CPU_BOARD.CPU.cluster0.cpu0, context '' (3212 µs to 3403 µs)

Function	Self (%)	Time in Self (ps)	Time in Self+Children (ps)	Called	Instructions
ACF_Process::ACF_Process()	0.18550941426976855	354161	354161	1	17
ACF_Process::AddPort(std::string, icp	1.8005325502654008	3437445	24124614	2	165
ACF_Process::ConnectIO(std::string, i	1.6041108175091752	3062451	10687329	2	147
ACF_Process::RetPortInfo(std::string)	0.862073160430101	1645807	2854121	2	79
ACF_Process::SetProcessIdentifier(st	0.05456159243228487	104165	624990	1	5
ACF_Process_APU::ACF_Process_AP	0.2946325991343383	562491	916652	1	27
ACF_Process_APU::AddPort(std::strin	1.8005325502654008	3437445	38853545	2	165
ACF_Process_APU::CfgScenarios(_acf	0.3273695545937092	624990	624990	15	30
ACF_Process_APU::DetWorstCaseRoiI	4.517699853393188	8624862	10416500	2	414
ACF_Process_APU::DetectAvailApex	0.42558042097182197	812487	8833192	1	39
ACF_Process_APU::DetectHwResourc	0.18550941426976855	354161	1499976	1	17
ACF_Process_APU::SelectOptimalSce	0.5019666503770208	958318	4604093	1	46
ACF_Process_APU::SelectScenario(st	0.7529499755655312	1437477	20478839	1	69





Relative Performance analysis based on hit rates



Cache Events can directly be viewed concurrent to the SW Stack





Dual Core Demo

External Use 29







Error Injection

#FTF2015

External Use | 30










Error Injections for Functional Safety Software Test

Key Use Case:

- · Functional safety software validation through error injection control
- Target users are software developers
- Models supporting the error inject mechanisms

Method:

- Point of Error Notification \rightarrow easier model creation, only error management
- Point of Error Creation →higher model effort, error stage on each model to be supported, complex error management capability



Examples

Software Watchdog: Expiry, IRQ notification

External Use 31

Cache Error: core model state machine vs. error management units





Error inject at **point of notification** vs. **Error inject at point of error creation** to be decided at IP model level creation

Error Inject Type	Model Impact Error inject mechanisms		€ Bus		/∕O ↑	Error
State machine Error	- Tool API needed - Model modification		↓ ↓ □	- -		
Config Register Erro	- Tool API		Config reg	callbacks		
Bus Error	- Model modification		Status reg		NA - de l	
Error notification	 Tool signal change Model modification 	×.	Data reg	callbacks	Model State Machine	
I/O error	- Tool API - output model modification		Error reg	Infirs	Machine	
Data reg	- Tool API - Outdate modification			¹ callbacks		





Sphere of Replication:

- Replicated e200Core
- replicated eDMA
- redundant INTC, SWT, etc
- redundant MMU
- RC Units at Gates to non redundant sphere

XBAR + MPU:

- Redundant
- RC Units at Gates to non redundant sphere

Clock Monitoring


- Detects and mitigates
 clock disturbances
- PLL

Timer

 eTimer0 channels "isolated"

ADC

 On Line Assisted Hardware BIST







Example - SWT recovers error on SW Task

- System configuration:
 - SWT is configured to reset the HW after some time (11ms) without SW interaction
 - Periodic task (TASKCNT) that fires every 10ms resets the SWT count

Description


- 1. e200 core runs the SW application
- 2. Task TASKRCV2 gets a corrupted value in one of their computing loops
- 3. Task TASKRCV2 executes longer than expected blocking the processor(higher priority)
- 4. After 11ms, SWT resets the complete MCU
- 5. Execution starts from the beginning, SW in safe state again




Problem overview (without SWT)

External Use 35


Normal operation







SWT is configured to be triggered after 11ms without SW comm. TaskCNT reset watchdog count during execution (task rate 10ms)















Synopsys – Freescale CoE








Synopsys Preferred Solution Provider for VDKs

News Release

Synopsys Establishes Center of Excellence with Freescale to Speed Development of Automotive Electronic Systems Software

Synopsys Virtualizer Development Kits Accelerate Software Development, Integration and Test for Freescale Automotive Microcontrollers and Processor-based Designs

MOUNTAIN VIEW, Calif., May 7, 2014 /PRNewswire/ --



The Importance of a Center of Excellence




- Established for the long-term to support automotive development and product life cycles.
- Committed access to information and mutual support between engineering teams
 - Specifications, models, embedded software, software tools, etc.
- Simplified engagement
 - Commercial availability w/ roadmap
 - Optimized for Synopsys tools
 - Faster deployment





S32V234 Virtual Prototype







External Use | 41 **#FTF2015**

S32V234 ADAS Automotive Processor

Dual Camera Interfaces	Image Proc. Platform	CPU Platform	Vision Platform
2 × MIPI CSI2 2 × Parallel 16 bit Image Signal Processing HDR Color Conversion Tone Mapping	Image Cognition Proc. Image Cognition Proc. L-mem L-mem 32 CU 32 CU Sequencer DMA APEX2 CL	Cortex - A53 Cortex - A53 Cortex - A53 Cortex - A53 32kB l-cache 32kB 0-cache 2 way NEON NEON NEON Cortex M4 SCU L2 Cache - 2x256kB + ECC	Gfx & Display 3D GPU DCU 18/24 bits RGB Video Codec H.264 8-12 bits Encoder 2 x 8-12bit Decoder
Internal Memory 4MB RAM with ECC	Security CSE + Flashless	Fabric Amba AXI-128 bit with MPU	System Control & support
Ext. Memory I/F	Zipwire	Connectivity	FCCU & M/L BIST
DDR Quad SPI	2xCAN-FD 64 Msg	Dual Ch. FlexRay 128 msg Gbit Enet Ctrl	CRC computing
External Memory	5Gpbs PCIe 1 lane	2x LinFlex Ctrl & 3x IIC 4x dSPI (4 cs)	Safe DMA
	2x eTimers	SAR ADC 12 bits 1.8V 1x SD-HC	DEBUG and Trace Un

Key Features	Benefits
Designed and manufactured to satisfy automotive reliability and ISO 26262 ASIL B functional safety requirements	Enables assessment to ISO 26262 ASIL B standard for automotive safety applications.
Quad 1 GHz ARM [®] Cortex [®] -A53 + ARM NEON [™] core platform	9.2K DMIPS processing horsepower (without acceleration) for management of ADAS tasks.
ARM Cortex-M4 at 133 MHz for IO control and Autosar OS	Enables automotive OS such as Autosar to control interfaces to external devices without impacting ARM Cortex-A53 performance.
Embedded security	Security engine together with ARM TrustZone [®] technology provides protection against IP theft and malicious hacking.
Dual APEX-2 image processing engine	Allows high-performance, low-power processing of incoming image data.
Image signal processor	Performs image housekeeping tasks such as HDR and color conversion, plus some dedicated image processing tasks.
3D graphics processing unit (3D GPU)	For rendering 3D images. May also be used for additional image analysis tasks.
Video input: dual MIPI-SCI; dual video input unit (VIU)	Supports mono, stereo and surround view camera inputs. H.264 decode and encode also supported.
Memory interfaces	DRAM support for LPDDR2/DDR3L/DDR3 for high bandwidth data access, plus Dual QuadSPI for external flash.

S32V234 Virtual Prototype – Synopsys VDK

Virtual Platform for pre-silicon software develpment (Fast Functional Model)

- A53 core clusters
 - Linux / Dhrystone initial setups available
- APEX2 IP accelerator
- Memories
- Selected peripherals
- Video probes

Debugger enabled


Lauterbach T32

License and distribution through Synopsys

Center of Excellence for joint model setup

Setup


- · Windows and Linux based solution
- Point of sales: Synopsys
- Contact: Marc Serugetthi







"The GUI to the EVB"





External Use | 44 **#FTF2015**



- Virtual Prototype installed
- Set of Sample core for getting started \rightarrow Ease of start
- Scriptable environment of own setups
- ECU level integration by **Synopsys**
- \rightarrow See Synopsys Pedestal in tech lab

APEX basic software - 1x1 APEX Fast9 software - 1x1 APEX Gauss software - 1x1 Gample startup code for CA53	1.0 1.0 1.0 1.0	Not started Not started Not connecte
\PEX Gauss software - 1x1	1.0	Not connecte
ample startup code for CA53	10	MI 1 1 1 1
	1.10	Not started
ample startup code for CM4	1.0	Not started
hrystone software for A53 - 2x2	1.0	Not started
hrystone software for CM4	1.0	Not started
inux Boot - 1x2	1.0	Not started
estSW software for A53 - 1x1	1.0	Not started
estSW software for CM4	1.0	Not started
1x1		
) ir e	hrystone software for CM4 nux Boot - 1x2 estSW software for A53 - 1x1 estSW software for CM4	hux Boot - 1x2 1.0 estSW software for A53 - 1x1 1.0 estSW software for CM4 1.0



S32V234 Virtual Prototype Model Content R3.3.1 EA

- Functional SW Simulator Content
 - Cores
 - 4 x A53 FastISS cores → by ARM
 - Dual APEX2 \rightarrow by Cognivue
 - GIC-400
 - CCI-400
- Memories
 - Functional memories
- Peripherals
 - FEC ENET AVB
 - MC CGM, MC ME, MC RGM
 - PLLDID
 - DFS
 - SRC
 - FlexCAN-FD
 - SIUL-GPIO
 - STM
 - SWT
 - Stubs (QOS, QuadSPI, PDI, SDHC, MMDC0)


- Debugger
 - Lauterbach32
 - Full Multi-Core
- Connectivity
 - Framebuffer viewer
 - CAN I/O
 - Ethernet I/O
 - Host interface
 - Host Disk Mapping
 - UART console for Linux prompt
- VPA SW Analysis
 - VPA build in SW trace
 - HW breakpointing
- Memory load - Via TCL commands
- General scriptability




External Use 46



 VP Analyzer Front End







- Hypervisor Development
 - -Virtual Prototype enabled pre-silicon SW development of Hypervisor
 - -Final porting to silicon required 3 days only
 - →Significant time to market advantage
 →Dual OS + Hypervisor

→See Session FTF-ACC-F1354
Virtualization on ADAS Using XEN







Summary

10

11

#FTF2015



111



-



Virtual Prototype Success Enables

Collaboration enabled

- Eco system setup for
 - Inter company model exchange
- Changed SW development flow for effective virtual platform deployment
- High level model quality to achieve productivity based on Virtual platforms
- Full device models available
 6-9 months ahead of silicon

Ahead of us

- Inter-company model exchange
 - Standards don't support dynamic model plug- in
- Increasing user base for the upcoming SW development tasks, Support and maintenance infrastructure
 - Long model life cycle in automotive
- Change of EDA infrastructure and standards





- Pre-silicon SW development is possible today
 - Driver development
 - OS porting
 - Validation code development
 - Error Injection
- High Value Performance Analysis on Virtual Prototypes
 - Large instrumentations and HW & SW views available
- Virtual Prototype solution available
 - Tool Vendors and partners support virtual prototypes
 - Synopsys CoE
 - ASTC
- Virtual Prototypes address key SW development challenges Integration with Tool ECO systems
- Collaboration between tools developers, model developers and services providers plus our collective customers is essential to realize the full potential of virtualization from which all can benefit.





Virtual Prototypes of Freescale allow

- Early SW development
- Performance analysis with large HW/SW instrumentations
- Partner enablement through
 - Synopsys
 - ASTC Ltd
- Integration in ECU models

Thank you!











www.Freescale.com

© 2015 Freescale Semiconductor, Inc. | External Use