



Automotive Performance Analysis for **Virtual Prototypes**

FTF-ACC-F1260

Manfred Thanner | Senior Member of Technical Staff

JUNE.2015



External Use



Agenda

- **Session Overview**
- **Use cases for Virtual Prototype**
- **Automotive Needs**
- **Model Build & Exchange**
- **Benchmark Categories**
 - Loosely Timed
 - Approximate Timed
 - Error Injection Example
- **Virtual Platform Partners**
- **Summary**

Where are the Virtual Platforms being used

▶ 1st Silicon



- 1 • Freescale key „own interest“ to ensure correct performance targets are fulfilled, Performance based verification
• Primarily Systems and product definitions
- 2 • Freescale early functional SW development on accelerator IP
• New IP development & new functions (SPT, ISP, 2D-ACE)
- 3 • OEM and Tier1 Users
• Pre-silicon SW development & Error Injection



Automotive Needs



Driving Factors for Automotive System Level Simulation

Increasing application and architecture complexity drive in Automotive the need for Model Based Design

Key Driving Factors:

- Power & Performance Envelope
 - More compute performance at the same clock speed within power budget
- Functional Safety
 - Error injection
- Pre-Silicon SW development

Model Supply Chain

Inter company model exchange

- Semi → Tier → OEM
- Model Extensions / add ons at each stage



Automotive Heterogeneous Simulation Requirements



Highly diverse modeling requirements by wide spread application scope and use cases

Heterogeneous system to be covered by automotive system simulation

- **ADAS** – Camera & Data fusion algorithms → **high speed** simulation
- **Powertrain** – High dynamic control loops → co-simulation with **plant models**
- **Body** – Network and I/O driven → **connectivity** to networking tools
- **Chassis & Safety** – Control loops, Networks → **plant models & connectivity**
- **Driver Information System** – Graphics, Video, Cameras → **virtual displays, speed**

Virtual Prototype Merits and Accuracy Requirements

- Early System Trade-Off Analysis
 - Manage the complexity
 - Analysis beyond CPU MIPs and memory footprint
- System evaluation of new IP ahead of first Silicon.
- Prepare system/user oriented test cases
- Early software development start
- MCU / system operation insight (perhaps not available in hardware)
 - Potential for fault injection scenario analysis
 - Potential for FMEA case scenario analysis

AT

AT/LT

LT

LT



→ Multiple use cases to be resolved by one model
→ Target to avoid multiple model investments
→ Ideal Case „one size fits all“




Model Approaches & Integrations



Standards Required for Affordable Eco Systems

More Standards being needed going forward

- Virtualization has been used by many years in the industries
 - Initial company proprietary solutions
 - Future is fully standardized, inter operable models in an ecosystem
 - TLM, model to tool APIs, model to model standard definitions
- Automotive modeling standards and best practices are evolving
 - Standards basis for productivity gain & Eco System Build up





System Level Model Focuses



IP Models

- Accurate IP development models
- Limited SW Error Injection capabilities

Accelerator / Core models

- Accurate vs. Speed option
 - Kcycles vs. xxx MIPS
- Debugger integration of accelerators
- Limited error inject capabilities for SW use case

SoC

- Key new features vs. model completeness
 - Functional vs. Performance analysis
- Reuse of IP model eco-system (core, GPU, interconnect, accelerators)
- SW Tool integrations

ECU


- Interconnect model to plant
 - Connect known comms IP
- High speed simulation to support multi-core use case
- Multi staged Tool & IP support chain



Risk of Requirements (Over) load

System Level models at creation time

- „Which model do we want to use“ !



- Has the model being created for the initial use case with supply chain in mind → The models have to support the „next use case“
- Too high or too low abstraction level → someone might be disappointed (e.g. cycle accurate cores vs. functional cores)

Contradicting Abstraction Levels Example

- Transactors make address model integrations on different abstraction levels
- Transactors don't solve abstraction mismatch for use case mismatch at creation time vs next step usage



Model Completeness Overview

Model Type	Scope	Use Case
Core model ISS only	Core only, Instruction set covered (no exceptions), e.g., Lauterbach build in ISS	Running cross compiled code without interaction to peripherals
Core ISS With exceptions	Core model takes any exception into account; used often in high end speed models without timing	Code running with exceptions, e.g., software interrupts
Core model cycle count accurate	Used for profiling requires accurate memory models	Used for profiling, cycle count accuracy; periphery stub as memory
Platform model	Core, memory, IRQ, xbar Can be used for memory profiling	For OS porting/development, minimal peripheral features covered (max IRQ, timer)
Full chip model	Used all models	Covering all peripherals, EVB equivalent
Full chip model with plant model	Application development	Additional models are connected or co-simulated

Virtual Platforms






Build Process




Automotive Model Aggregation



- The „handover membranes“
- Dependency at each handover phase
 - Model abstraction (LT / AT) → increasing abstraction along the supply chain
 - License models to aligned → Who invests? Who benefits ?
 - Tool vendor numbers increase (Software debuggers, Co-Simulations, etc.)
 - Increase eco-system complexity
 - First line support moves with the integration stages

Model Life Cycle



Model Integrations


- Virtual Prototype delivery through development Partners
 - Synopsys
 - ASTC

ECU Integration by Tool Partners

- ECU level integrations (Simulink, CANoe, etc.)
 - 3rd party tool integration
- ECU level Performance Analysis



Performance Analysis & Error Injections



Virtual Prototype Benchmarking

Benchmarking on Virtual prototypes are based on two main categories

Absolute benchmark based on cycle approximate model base

→ Approximated Timed Models

Relative benchmarks based on known baseline

→ Loosely Timed Models

Error Injection


→ Functional Safety Software development

Cycle Approximate Performance Analysis


Cycle Approximate performance models require full data path coverage

→ Primary target are the core and memory platform

→ Simulation speed is determined by accurate model setup




Relative Performance Assessment



- Timing annotated models
- Large Software packages
- OS booting System
- Focus is on Functional Software stacks
- Interplay of SW deliverables



Approximate Benchmark Activities



Benchmark on Approximate Models

- Main Use cycle approximate execution
- Benchmark and taking time stamps
- Dedicated SW components visible




- But what is the root cause ?
- What is the sensitivity ?



→ Analysis capabilities allow to detect root causes
→ Non-intrusive instrumentation


Full Benchmark View

- SW Stack listed
 - Dedicated statistics available
- Core Register access
 - Shows compiler efficiency
- Individual Transactions view
 - Timing annotated
 - Internal bus traffic
- Instruction view
 - Cause of instruction to transactions being visible



Example Stack Operation

- SW to Transaction Root cause



PowerArchitecture Virtual Prototype



Loosely Timed Benchmark



What can be done with loosely Timed benchmarks

Loosely timed models can be used

- Large number of performance relevant data can be extracted
- Ease of control in Virtual Prototype
- Ease of HW and SW interaction through deeper logging capability
- Hardware event can be viewed concurrent to SW event
 - Example: Core Register vs Function view


Code profiling

- Call stacks
- Instruction counts per function
- HW access rates
- Parametric change of W settings
- Cache Analysis

SW Stack Analysis

- Concurrent view of fully traceable SW
- Function View
- Core Register View
- Peripheral View
- Instruction View

→ Virtual Prototype allows a „one stop view“ on in the SW hierarchy down to HW related events




S32V234 Virtual Prototype → Linux Boot



APEX Vision Example -S32V234 Virtual Prototype

SW Traces
Vision Accelerator
software
Stats on Trace

- Host Code on ARM A53 core complex
- Approximate Timed view
- Function Statistic





APEX ACF Software Profiling

- Capturing on functional level the Code Execution On ARM A53 core
- Key performance metrics can be accessed

Function Names executed in scope

Relative Time being spend in functions

of Calls

of instructions per function




Function Trace for SYSTEM.ECU.S32V234.CPU_BOARD.CPU.cluster0.cpu0, context " (3212 μs to 3403 μs)

Function	Self (%)	Time in Self (ps)	Time in Self+Children (ps)	Called	Instructions
ACF_Process::ACF_Process()	0.18550941426976855	354161	354161	1	17
ACF_Process::AddPort(std::string, icp...	1.8005325502654008	3437445	24124614	2	165
ACF_Process::ConnectIO(std::string, i...	1.6041108175091752	3062451	10687329	2	147
ACF_Process::RetPortInfo(std::string)	0.862073160430101	1645807	2854121	2	79
ACF_Process::SetProcessIdentifier(st...	0.05456159243228487	104165	624990	1	5
ACF_Process_APU::ACF_Process_AP...	0.2946325991343383	562491	916652	1	27
ACF_Process_APU::AddPort(std::strin...	1.8005325502654008	3437445	38853545	2	165
ACF_Process_APU::CfgScenarios(_acf...	0.3273695545937092	624990	624990	15	30
ACF_Process_APU::DetWorstCaseRoil...	4.517699853393188	8624862	10416500	2	414
ACF_Process_APU::DetectAvailApex...	0.42558042097182197	812487	8833192	1	39
ACF_Process_APU::DetectHwResourc...	0.18550941426976855	354161	1499976	1	17
ACF_Process_APU::SelectOptimalSce...	0.5019666503770208	958318	4604093	1	46
ACF_Process_APU::SelectScenario(st...	0.7529499755655312	1437477	20478839	1	69



Cache Analysis

- Relative Performance analysis based on hit rates




- Cache Events can directly be viewed concurrent to the SW Stack

Dual Core Demo



Error Injection



Error Injections for Functional Safety Software Test

Key Use Case:

- Functional safety software validation through error injection control
- Target users are **software** developers
- Models supporting the error inject mechanisms

Method:

- Point of Error Notification → easier model creation, only error management
- Point of Error Creation → higher model effort, error stage on each model to be supported, complex error management capability




Examples

- Software Watchdog: Expiry, IRQ notification
- Cache Error: core model state machine vs. error management units

Example Error Inject types and model impact

Error inject at **point of notification** vs. **Error inject at point of error creation** to be decided at IP model level creation

Error Inject Type	Model Impact Error inject mechanisms
State machine Error	- Tool API needed - Model modification
Config Register Error	- Tool API
Bus Error	- Model modification
Error notification	- Tool signal change - Model modification
I/O error	- Tool API - output model modification
Data reg	- Tool API - Outdate modification





Safety Elements – Module View

Sphere of Replication:

- Replicated e200Core
- replicated eDMA
- redundant INTC, SWT, etc
- redundant MMU
- RC Units at Gates to non redundant sphere

XBAR + MPU:

- Redundant
- RC Units at Gates to non redundant sphere

Clock Monitoring


- Detects and mitigates clock disturbances
- PLL

Timer

- eTimer0 channels "isolated"

ADC

- On Line Assisted Hardware BIST



PMU

- internal Vreg
- redundant Vmonitor

Flexray

Flash

- ECC

RAM

- ECC

Temp Sensor

- redundant

CRC Unit

- Application Signature

Fault Collection Unit

- detects when errors have occurred
- indicates error to external
- independent of software operation



Example - SWT recovers error on SW Task


- System configuration:
 - SWT is configured to reset the HW after some time (11ms) without SW interaction
 - Periodic task (TASKCNT) that fires every 10ms resets the SWT count

Description


1. e200 core runs the SW application
2. Task TASKRCV2 gets a corrupted value in one of their computing loops
3. Task TASKRCV2 executes longer than expected blocking the processor(higher priority)
4. After 11ms, SWT resets the complete MCU
5. Execution starts from the beginning, SW in safe state again

Problem overview (without SWT)

Normal operation



Task RCV2 stuck with SWT disable




Task TASKRCV2 get stuck, internal loop gets corrupted value

SWT operation


SWT is configured to be triggered after 11ms without SW comm.
TaskCNT reset watchdog count during execution (task rate 10ms)

Task RCV2 stuck with SWT enable



Logging for HARDWARE.ecu1.SWT_0.i_SWT

Time (ps)	Text
0	SWT count: 11000
8147700000	SWT reset count!
19147700000	SWT Error Hit!



SWT reset e200z6 core after 11ms inactivity

Erro Injection Summary

Easy control of Errors

„Revision control of errors“


Extends to ECU level

Test suite development for errors

Allows soft and permanent error emulation

Regression on error software

Synopsys – Freescale CoE



Center of Excellence

- Synopsys Preferred Solution Provider for VDKs

News Release

Synopsys Establishes Center of Excellence with Freescale to Speed Development of Automotive Electronic Systems Software

Synopsys Virtualizer Development Kits Accelerate Software Development, Integration and Test for Freescale Automotive Microcontrollers and Processor-based Designs

MOUNTAIN VIEW, Calif., May 7, 2014 /PRNewswire/ --

CoE Activities (examples)

- IP model development
- Reference virtual prototypes
- Flow definition



Tier1/OEM

- Additional IP model development
- Customer platform assembly
- Support/training
- Use case deployment

Long-term Alignment between Synopsys and Freescale

The Importance of a Center of Excellence



- Established for the long-term to support automotive development and product life cycles.
- Committed access to information and mutual support between engineering teams
 - Specifications, models, embedded software, software tools, etc.
- Simplified engagement
 - Commercial availability w/ roadmap
 - Optimized for Synopsys tools
 - Faster deployment




S32V234 Virtual Prototype





S32V234 ADAS Automotive Processor



Key Features	Benefits
Designed and manufactured to satisfy automotive reliability and ISO 26262 ASIL B functional safety requirements	Enables assessment to ISO 26262 ASIL B standard for automotive safety applications.
Quad 1 GHz ARM® Cortex®-A53 + ARM NEON™ core platform	9.2K DMIPS processing horsepower (without acceleration) for management of ADAS tasks.
ARM Cortex-M4 at 133 MHz for IO control and Autosar OS	Enables automotive OS such as Autosar to control interfaces to external devices without impacting ARM Cortex-A53 performance.
Embedded security	Security engine together with ARM TrustZone® technology provides protection against IP theft and malicious hacking.
Dual APEX-2 image processing engine	Allows high-performance, low-power processing of incoming image data.
Image signal processor	Performs image housekeeping tasks such as HDR and color conversion, plus some dedicated image processing tasks.
3D graphics processing unit (3D GPU)	For rendering 3D images. May also be used for additional image analysis tasks.
Video input: dual MIPI-SCI; dual video input unit (VIU)	Supports mono, stereo and surround view camera inputs. H.264 decode and encode also supported.
Memory interfaces	DRAM support for LPDDR2/DDR3L/DDR3 for high bandwidth data access, plus Dual QuadSPI for external flash.

S32V234 Virtual Prototype – Synopsys VDK

Virtual Platform for pre-silicon software development (Fast Functional Model)

- A53 core clusters
 - Linux / Dhrystone initial setups available
- APEX2 IP accelerator
- Memories
- Selected peripherals
- Video probes

Debugger enabled

- Lauterbach T32

License and distribution through Synopsys

- Center of Excellence for joint model setup

Setup

- Windows and Linux based solution
- Point of sales: Synopsys
- Contact: Marc Serugethi

Lauterbach T32

The screenshot displays the Synopsys VDK interface for a TRACE32 ARM64 (CORTEXA53) system. The interface is divided into several panes:

- Platform Hierarchy:** A tree view on the left showing hardware components like APEX2_0, FLASH_0, and UART0.
- Disassembly by View:** A central pane showing assembly code with addresses and disassembled instructions.
- Registers:** A pane on the right showing the current state of various CPU registers.
- Pins:** A pane at the bottom right showing the status of various pins.
- Tcl Console:** A pane at the bottom center showing command-line output and error messages.
- Simulation Output:** A pane at the bottom showing the results of the simulation.



Virtual Platform Front End

„The GUI to the EVB“


The screenshot displays the NXP Virtual Platform Front End GUI. The interface is divided into several panes:

- Platform Hierarchy:** A tree view on the left showing hardware components like APEX_2_0, FLASH_0, and UART0.
- Disassembly View:** A central pane showing assembly code with columns for Address, Instruction, and Disassembly.
- Registers:** A pane on the right showing the state of AArch32 Core registers (P1, P2, P3).
- Pins:** A pane on the right showing the state of UART0/UART1INTR registers.
- Tcl Console:** A pane at the bottom left showing system logs and messages.
- Simulation Output:** A pane at the bottom right showing the output of the simulation session.



Release Content

- Virtual Prototype installed
 - Set of Sample core for getting started → Ease of start
 - Scriptable environment of own setups
 - ECU level integration by Synopsys
- See Synopsys Pedestal in tech lab




S32V234 Virtual Prototype Model Content R3.3.1 EA

- Functional SW Simulator Content
 - Cores
 - **4 x A53 FastISS cores → by ARM**
 - **Dual APEX2 → by Cognivue**
 - GIC-400
 - CCI-400
- Memories
 - Functional memories
- Peripherals
 - FEC_ENET AVB
 - MC_CGM, MC_ME, MC_RGM
 - PLLDID
 - DFS
 - SRC
 - FlexCAN-FD
 - SIUL-GPIO
 - STM
 - SWT
 - Stubs (QOS, QuadSPI, PDI, SDHC, MMDC0)
- Debugger
 - Lauterbach32
 - Full Multi-Core
- Connectivity
 - Framebuffer viewer
 - CAN I/O
 - Ethernet I/O
 - Host interface
 - Host Disk Mapping
 - UART console for Linux prompt
- VPA SW Analysis
 - VPA build in SW trace
 - HW breakpointing
- Memory load
 - Via TCL commands
- General scriptability

Tool Example

- VP Analyzer Front End



The screenshot shows the VP Analyzer interface with several windows open. The 'Platform Hierarchy' window on the left shows the component tree. The 'Disassembly' window in the center displays assembly code for the 'g_reset_S10' symbol, with the instruction 'MOVB x2, x4' highlighted. The 'CAN_IQ_Diag_Status Register' window shows the status of various CAN-related registers. The 'Tcd Console' window at the bottom displays a series of CAN bus messages in hexadecimal and ASCII format.

vp	EvOffset	Item	Value	Status
	0x0	Bus_Status	Idle	
	0x0	BusState	Idle	
	0x0	CAN_Bus_State	IDLE	
	0x0	CAN_Operating_Mode	FLEXCAN_NORMAL	

Message	in	ab	0	6	41	41	41	41	51	51	51	
Message	in	1ab	0	7	*41	41	41	41	51	51	51	
Message	in	4ab	10	0	*12	34	56	78	87	65	43	21
Message	in	4ab	10	8	*96	76	54	32	23	45	67	89
Message	in	4ab	10	9	*12	34	56	78	87	65	43	21
Message	in	4aa	0	8	*12	34	56	78	87	65	43	21
Message	in	5aa	0	8	*78	78	78	78	92	92	92	92
Message	in	4de	0	0	*90	74	54	32	33	45	67	89
Message	in	6aa	0	0	*41	41	41	41	51	51	51	51
Message	in	7aa	0	8	*78	78	78	78	92	92	92	92

SW Team Quote on S32V234

- Hypervisor Development
 - Virtual Prototype enabled pre-silicon SW development of Hypervisor
 - Final porting to silicon required 3 days only
 - Significant time to market advantage
 - Dual OS + Hypervisor
 - See Session FTF-ACC-F1354
- Virtualization on ADAS** Using XEN



Summary




Virtual Prototype Success Enables

Collaboration enabled

- Eco system setup for
 - Inter company model exchange
- Changed SW development flow for effective virtual platform deployment
- High level model quality to achieve productivity based on Virtual platforms
- Full device models available 6-9 months ahead of silicon

Ahead of us

- Inter-company model exchange
 - Standards don't support dynamic model plug-in
- Increasing user base for the upcoming SW development tasks, Support and maintenance infrastructure
 - Long model life cycle in automotive
- Change of EDA infrastructure and standards



Summary

- Pre-silicon SW development is possible today
 - Driver development
 - OS porting
 - Validation code development
 - Error Injection
- High Value Performance Analysis on Virtual Prototypes
 - Large instrumentations and HW & SW views available
- Virtual Prototype solution available
 - Tool Vendors and partners support virtual prototypes
 - Synopsys CoE
 - ASTC
- Virtual Prototypes address key SW development challenges Integration with Tool ECO systems
- Collaboration between tools developers, model developers and services providers plus our collective customers is essential to realize the full potential of virtualization from which all can benefit.

Session Summary

Virtual Prototypes of Freescale allow

- Early SW development
- Performance analysis with large HW/SW instrumentations
- Partner enablement through
 - Synopsys
 - ASTC Ltd
- Integration in ECU models

Thank you!



www.Freescale.com