# Chapter 2. - DC Biasing - BJTs 

## Objectives

## To Understand :

- Concept of Operating point and stability
- Analyzing Various biasing circuits and their comparison with respect to stability

BJT - A Review

- Invented in 1948 by Bardeen, Brattain and Shockley
- Contains three adjoining, alternately doped semiconductor regions: Emitter (E), Base (B), and Collector (C)
- The middle region, base, is very thin
- Emitter is heavily doped compared to collector. So, emitter and collector are not interchangeable.

Three operating regions

- Linear - region operation:
- Base - emitter junction forward biased
- Base - collector junction reverse biased
- Cutoff - region operation:
- Base - emitter junction reverse biased
- Base - collector junction reverse biased
- Saturation - region operation:

$$
\begin{array}{ll}
- & \text { Base }- \text { emitter junction forward biased } \\
- & \text { Base }- \text { collector junction forward biased }
\end{array}
$$

Three operating regions of BJT

- Cut off: VCE $=\mathrm{VCC}, \mathrm{IC} \cong 0$
- Active or linear : VCE $\cong \mathrm{VCC} / 2, \mathrm{IC} \cong \mathrm{IC} \max / 2$
- Saturation: VCE $\cong 0, \mathrm{IC} \cong \mathrm{IC} \max$

Q-Point (Static Operation Point)


The values of the parameters IB, IC and VCE together are termed as 'operating point' or Q ( Quiescent) point of the transistor.

## Q-Point

- The intersection of the dc bias value of IB with the dc load line determines the Q- point.
- It is desirable to have the Q-point centered on the load line. Why?
- When a circuit is designed to have a centered Q-point, the amplifier is said to be midpoint biased.
- Midpoint biasing allows optimum ac operation of the amplifier.


## Introduction - Biasing

The analysis or design of a transistor amplifier requires knowledge of both the dc and ac response of the system. In fact, the amplifier increases the strength of a weak signal by transferring the energy from the applied DC source to the weak input ac signal

- The analysis or design of any electronic amplifier therefore has two components:
- The dc portion and
- The ac portion

During the design stage, the choice of parameters for the required dc levels will affect the ac response.

What is biasing circuit?

- Once the desired dc current and voltage levels have been identified, a network must be constructe1d that will establish the desired values of IB, IC and VCE, Such a network is known as biasing circuit. A biasing network has to preferably make
use of one power supply to bias both the junctions of the transistor.


## Purpose of the DC biasing circuit

- To turn the device "ON"
- To place it in operation in the region of its characteristic where the device operates most linearly, i.e. to set up the initial dc values of IB, IC, and VCE

Important basic relationship

- $\mathrm{VBE}=0.7 \mathrm{~V}$
- $\mathrm{IE}=(\beta+1) \mathrm{IB} \cong \mathrm{IC}$
- $\quad \mathrm{IC}=\beta \mathrm{IB}$


## Biasing circuits:

- $\quad$ Fixed - bias circuit
- Emitter bias
- Voltage divider bias
- DC bias with voltage feedback
- Miscellaneous bias


## Fixed bias



- The simplest transistor dc bias configuration.
- For dc analysis, open all the capacitance.


DC Analysis

- Applying KVL to the input loop:
$\mathrm{VCC}=\mathrm{IBRB}+\mathrm{VBE}$
- From the above equation, deriving for IB, we get,
$\mathrm{IB}=[\mathrm{VCC}-\mathrm{VBE}] / \mathrm{RB}$
- The selection of RB sets the level of base current for the operating point.
- Applying KVL for the output loop:
$\mathrm{VCC}=\mathrm{ICRC}+\mathrm{VCE}$
Thus, VCE = VCC - ICRC
- In circuits where emitter is grounded,
$\mathrm{VCE}=\mathrm{VE}$
$\mathrm{VBE}=\mathrm{VB}$

Design and Analysis

- Design: Given - IB, IC , VCE and VCC, or IC , VCE and $\beta$, design the values of RB, RC using the equations obtained by applying KVL to input and output loops.
- Analysis: Given the circuit values (VCC, RB and RC), determine the values of IB,

IC , VCE using the equations obtained by applying KVL to input and output loops.

Problem - Analysis

Given the fixed bias circuit with $\mathrm{VCC}=12 \mathrm{~V}, \mathrm{RB}=240 \mathrm{k} \Omega, \mathrm{RC}=2.2 \mathrm{k} \Omega$ and $\beta=75$. Determine the values of operating point.

Equation for the input loop is:
$\mathrm{IB}=[\mathrm{VCC}-\mathrm{VBE}] / \mathrm{RB}$ where $\mathrm{VBE}=0.7 \mathrm{~V}$, thus substituting the other given values in the equation, we get
$\mathrm{IB}=47.08 \mathrm{uA}$
$\mathrm{IC}=\beta \mathrm{IB}=3.53 \mathrm{~mA}$
$\mathrm{VCE}=\mathrm{VCC}-\mathrm{ICRC}=4.23 \mathrm{~V}$

- When the transistor is biased such that IB is very high so as to make IC very high
such that ICRC drop is almost VCC and VCE is almost 0 , the transistor is said to be in saturation.

IC sat $=$ VCC $/ \mathrm{RC}$ in a fixed bias circuit.

## Verification

- Whenever a fixed bias circuit is analyzed, the value of ICQ obtained could be verified with the value of ICSat ( $=\mathrm{VCC} / \mathrm{RC}$ ) to understand whether the transistor is in active region.
- In active region,
$\mathrm{ICQ}=(\mathrm{ICSat} / 2)$


## Load line analysis

A fixed bias circuit with given values of VCC, RC and RB can be analyzed ( means, determining the values of IBQ, ICQ and VCEQ) using the concept of load line also.

Here the input loop KVL equation is not used for the purpose of analysis, instead, the output characteristics of the transistor used in the given circuit and output loop KVL equation are made use of.

- The method of load line analysis is as below:

1. Consider the equation VCE $=$ VCC - ICRC This relates VCE and IC for the given IB and RC
2. Also, we know that, VCE and IC are related through output characteristics

We know that the equation,
VCE $=\mathrm{VCC}-\mathrm{ICRC}$
represents a straight line which can be plotted on the output characteristics of the transistor.

Such line drawn as per the above equation is known as load line, the slope of which is decided by the value of RC ( the load).

Load line


- The two extreme points on the load line can be calculated and by joining which the load line can be drawn.
- To find extreme points, first, Ic is made 0 in the equation: VCE $=\mathrm{VCC}-\mathrm{ICRC}$. This gives the coordinates (VCC, 0 ) on the x axis of the output characteristics.
- The other extreme point is on the y-axis and can be calculated by making VCE $=0$ in the equation $V C E=V C C-I C R C$ which gives $\operatorname{IC}(\max )=\mathrm{VCC} / \mathrm{RC}$ thus giving the coordinates of the point as $(0, \mathrm{VCC} / \mathrm{RC})$.
- The two extreme points so obtained are joined to form the load line.
- The load line intersects the output characteristics at various points corresponding to different IBs. The actual operating point is established for the given IB.


## Q point variation

As IB is varied, the Q point shifts accordingly on the load line either up or down depending on IB increased or decreased respectively.

As RC is varied, the Q point shifts to left or right along the same IB line since the slope of the line varies. As RC increases, slope reduces ( slope is $-1 / R C$ ) which results in shift of Q point to the left meaning no variation in IC and reduction in VCE .

Thus if the output characteristics is known, the analysis of the given fixed bias circuit or designing a fixed bias circuit is possible using load line analysis as mentioned above.

## Emitter Bias

- It can be shown that, including an emitter resistor in the fixed bias circuit improves the stability of Q point.
- Thus emitter bias is a biasing circuit very similar to fixed bias circuit with an emitter resistor added to it.


Input loop


- Writing KVL around the input loop we get,
$\mathrm{VCC}=\mathrm{IBRB}+\mathrm{VBE}+\operatorname{IERE}(1)$
We know that,
IE $=(\beta+1)$ IB
Substituting this in (1), we get,

$$
\begin{aligned}
& \mathrm{VCC}=\mathrm{IBRB}+\mathrm{VBE}+(\beta+1) \mathrm{IBRE} \\
& \mathrm{VCC}-\mathrm{VBE}=\mathrm{IB}(\mathrm{RB}+(\beta+1) \mathrm{RE})
\end{aligned}
$$

## Solving for IB:

$\mathrm{IB}=(\mathrm{VCC}-\mathrm{VBE}) /[(\mathrm{RB}+(\beta+1) \mathrm{RE})]$
The expression for IB in a fixed bias circuit was,
$\mathrm{IB}=(\mathrm{VCC}-\mathrm{VBE}) / \mathrm{RB}$
Equivalent input loop:


- REI in the above circuit is $(\beta+1)$ RE which means that, the emitter resistance that is common to both the loops appears as such a high resistance in the input loop.
- Thus $\mathrm{Ri}=(\beta+1) \mathrm{RE}$ ( more about this when we take up ac analysis)

Output loop


Collector - emitter loop

Applying KVL,
$\mathrm{VCC}=\mathrm{ICRC}+\mathrm{VCE}+\mathrm{IERE}$
$\mathrm{I}_{\mathrm{C}}$ is almost same as $\mathrm{I}_{\mathrm{E}}$
Thus,
$\mathrm{VCC}=\mathrm{ICRC}+\mathrm{VCE}+\mathrm{ICRE}$
$=\mathrm{IC}(\mathrm{RC}+\mathrm{RE})+\mathrm{VCE}$
$\mathrm{VCE}=\mathrm{VCC}-\mathrm{IC}(\mathrm{RC}+\mathrm{RE})$
Since emitter is not connected directly to ground, it is at a potential VE, given by,
$\mathrm{VE}=\mathrm{IERE}$
$\mathrm{VC}=\mathrm{VCE}+\mathrm{VE} \mathrm{OR} \mathrm{VC}=\mathrm{VCC}-\mathrm{ICRC}$
Also, $\mathrm{VB}=\mathrm{VCC}-\mathrm{IBRB}$ OR VB $=\mathrm{VBE}+\mathrm{VE}$

## Problem:

Analyze the following circuit: given
$\beta=75, \mathrm{VCC}=16 \mathrm{~V}, \mathrm{RB}=430 \mathrm{k} \Omega, \mathrm{RC}=2 \mathrm{k} \Omega$ and $\mathrm{RE}=1 \mathrm{k} \Omega$


Solution:
$\mathrm{IB}=(\mathrm{VCC}-\mathrm{VBE}) /[(\mathrm{RB}+(\beta+1) \mathrm{RE})]$
$=(16-0.7) /[430 \mathrm{k}+(76) 1 \mathrm{k}]=30.24 \mu \mathrm{~A}$
$\mathrm{IC}=(75)(30.24 \mu \mathrm{~A})=2.27 \mathrm{~mA}$
$\mathrm{VCE}=\mathrm{VCC}-\mathrm{IC}(\mathrm{RC}+\mathrm{RE})=9.19 \mathrm{~V} \mathrm{VC}=\mathrm{VCC}-\mathrm{ICRC}=11.46 \mathrm{~V}$
$\mathrm{VE}=\mathrm{VC}-\mathrm{VCE}=2.27 \mathrm{~V} \mathrm{VB}=\mathrm{VBE}+\mathrm{VE}=2.97 \mathrm{~V}$
$\mathrm{VBC}=\mathrm{VB}-\mathrm{VC}=2.97-11.46=-8.49 \mathrm{~V}$

## Improved bias stability

- Addition of emitter resistance makes the dc bias currents and voltages remain closer to their set value even with variation in
- transistor beta
- temperature


## Stability

In a fixed bias circuit, IB does not vary with $\beta$ and therefore whenever there is an increase in $\beta$, IC increases proportionately, and thus VCE reduces making the Q point to drift towards saturation. In an emitter bias circuit, As $\beta$ increases, IB reduces, maintaining almost same IC and VCE thus stabilizing the Q point against $\beta$ variations.

Saturation current
In saturation VCE is almost 0 V ,
Thus, saturation current
$\mathrm{VCC}=\mathrm{IC}(\mathrm{RC}+\mathrm{RE})$
ICsat $=\mathrm{VCC} /(\mathrm{RC}+\mathrm{RE})$

## Load line analysis

The two extreme points on the load line of an emitter bias circuit are, ( $0, \mathrm{VCC} /[\mathrm{RC}+\mathrm{RE}]$ ) on the Y axis, and ( VCC, 0 ) on the X axis.

Voltage divider bias


This is the biasing circuit wherein, ICQ and VCEQ are almost independent of $\beta$. The level of IBQ will change with $\beta$ so as to maintain the values of ICQ and VCEQ almost same, thus maintaining the stability of Q point.

Two methods of analyzing a voltage divider bias circuit are:
Exact method - can be applied to any voltage divider circuit Approximate method - direct method, saves time and energy, can be applied in most of the circuits.

## Exact method

In this method, the Thevenin equivalent network for the network to the left of the base terminal to be found.


To find Rth:


From the above circuit,
Rth $=\mathrm{R} 1| | \mathrm{R} 2$
$=\mathrm{R} 1 \mathrm{R} 2 /(\mathrm{R} 1+\mathrm{R} 2)$
To find Eth


From the above circuit,

Eth $=\mathrm{VR} 2=\mathrm{R} 2 \mathrm{VCC} /(\mathrm{R} 1+\mathrm{R} 2)$


In the above network, applying KVL
$(\mathrm{Eth}-\mathrm{VBE})=\mathrm{IB}[\operatorname{Rth}+(\beta+1) \mathrm{RE}] \mathrm{IB}=(\mathrm{Eth}-\mathrm{VBE}) /[\operatorname{Rth}+(\beta+1) \mathrm{RE}]$

Analysis of Output loop
KVL to the output loop:

$$
\begin{aligned}
& \mathrm{VCC}=\mathrm{ICRC}+\mathrm{VCE}+\mathrm{IERE} \\
& \mathrm{IE} \cong \mathrm{IC}
\end{aligned}
$$

Thus, $\quad \mathrm{VCE}=\mathrm{VCC}-\mathrm{IC}(\mathrm{RC}+\mathrm{RE})$ Note that this is similar to emitter bias circuit.

## Problem

For the circuit given below, find IC and VCE.
Given the values of $\mathrm{R} 1, \mathrm{R} 2, \mathrm{RC}, \mathrm{RE}$ and $\beta=140$ and $\mathrm{VCC}=18 \mathrm{~V}$.
For the purpose of DC analysis, all the capacitors in the amplifier circuit are opened.


Solution:
Considering exact analysis:

1. Let us find $R t h=R 1| | R 2$
$=\mathrm{R} 1 \mathrm{R} 2 /(\mathrm{R} 1+\mathrm{R} 2)=3.55 \mathrm{~K}$
2. Then find $E t h=\mathrm{VR} 2=\mathrm{R} 2 \mathrm{VCC} /(\mathrm{R} 1+\mathrm{R} 2)$
3. Then find IB
$=1.64 \mathrm{~V}$
$\mathrm{IB}=($ Eth -VBE$) /[\operatorname{Rth}+(\beta+1) \mathrm{RE}]$
$=4.37 \mu \mathrm{~A}$
4. Then find $\quad \mathrm{IC}=\beta \mathrm{IB}=0.612 \mathrm{~mA}$
5. Then find $\quad \mathrm{VCE}=\mathrm{VCC}-\mathrm{IC}(\mathrm{RC}+\mathrm{RE})$
$=12.63 \mathrm{~V}$

## Approximate analysis:

The input section of the voltage divider configuration can be represented by the network shown below.

Input Network


The emitter resistance RE is seen as $(\beta+1) \mathrm{RE}$ at the input loop.

If this resistance is much higher compared to R2, then the current IB is much smaller than
I2 through R2.
This means, $\quad \mathrm{Ri} \gg \mathrm{R} 2$
OR
$(\beta+1) \mathrm{RE} \geq 10 \mathrm{R} 2$
OR
$\beta R E \geq 10 R 2$

This makes IB to be negligible. Thus I1 through R1 is almost same as the current I2 through R2.
Thus R1 and R2 can be considered as in series. Voltage divider can be applied to find the voltage across R2 (VB)
$\mathrm{VB}=\mathrm{VCCR} 2 /(\mathrm{R} 1+\mathrm{R} 2)$ Once VB is determined, VE is calculated as,
$\mathrm{VE}=\mathrm{VB}-\mathrm{VBE}$
After finding VE, IE is calculated as,
$\mathrm{IE}=\mathrm{VE} / \mathrm{RE}$
$\mathrm{IE} \cong \mathrm{IC}$
$\mathrm{VCE}=\mathrm{VCC}-\mathrm{IC}(\mathrm{RC}+\mathrm{RE})$

## Problem

Given: $\mathrm{VCC}=18 \mathrm{~V}, \mathrm{R} 1=39 \mathrm{k} \Omega, \mathrm{R} 2=3.9 \mathrm{k} \Omega, \mathrm{RC}=4 \mathrm{k} \Omega, \mathrm{RE}=1.5 \mathrm{k} \Omega$ and $\beta=140$. Analyse the circuit using approximate technique.

In order to check whether approximate technique can be used, we need to verify the condition, $\beta R E \geq 10 R 2$

Here,
$\beta \mathrm{RE}=210 \mathrm{k} \Omega$ and $10 \mathrm{R} 2=39 \mathrm{k} \Omega$

Thus the condition $\beta R E \geq 10 \mathrm{R} 2$ satisfied

## Solution

- Thus approximate technique can be applied.

1. Find $\mathrm{VB}=\mathrm{VCCR} 2 /(\mathrm{R} 1+\mathrm{R} 2)=1.64 \mathrm{~V}$
2. Find $\mathrm{VE}=\mathrm{VB}-0.7=0.94 \mathrm{~V}$
3. Find $\mathrm{IE}=\mathrm{VE} / \mathrm{RE}=0.63 \mathrm{~mA}=\mathrm{IC}$
4. Find $\mathrm{VCE}=\mathrm{VCC}-\mathrm{IC}(\mathrm{RC}+\mathrm{RE})=12.55 \mathrm{~V}$

## Comparison

Both the methods result in the same values for IC and VCE since the condition $\beta R E \geq$ 10R2 is satisfied.

It can be shown that the results due to exact analysis and approximate analysis have more deviation if the above mentioned condition is not satisfied.

For load line analysis of voltage divider network, $\mathrm{Ic}, \max =\mathrm{VCC} /(\mathrm{RC}+\mathrm{RE})$ when VCE $=0 \mathrm{~V}$ and $\mathrm{VCE} \max =\mathrm{VCC}$ when $\mathrm{IC}=0$.

## DC bias with voltage feedback



Input loop


Applying KVL for Input Loop:
$\mathrm{VCC}=\mathrm{IC} 1 \mathrm{RC}+\mathrm{IBRB}+\mathrm{VBE}+\mathrm{IERE}$

Substituting for IE as $(\beta+1) \mathrm{IB}$ and solving for $\mathrm{IB}, \mathrm{IB}=(\mathrm{VCC}-\mathrm{VBE}) /[\mathrm{RB}+\beta(\mathrm{RC}+\mathrm{RE})]$

Output loop


Neglecting the base current, KVL to the output loop results in, $\mathrm{VCE}=\mathrm{VCC}-\mathrm{IC}(\mathrm{RC}+\mathrm{RE})$ DC bias with voltage feedback


Input loop


Applying KVL to input loop:
$\mathrm{VCC}=\mathrm{IC} \mid \mathrm{RC}+\mathrm{IBRB}+\mathrm{VBE}+\mathrm{IERE}$
$\mathrm{IC} \mid \cong \mathrm{IC}$ and $\mathrm{IC} \cong \mathrm{IE}$
Substituting for IE as $(\beta+1)$ IB [ or as $\beta$ IB] and solving for IB,
$\mathrm{IB}=(\mathrm{VCC}-\mathrm{VBE}) /[\mathrm{RB}+\beta(\mathrm{RC}+\mathrm{RE})]$

## Output loop



Neglecting the base current, and applying KVL to the output loop results in,

$$
\mathrm{VCE}=\mathrm{VCC}-\mathrm{IC}(\mathrm{RC}+\mathrm{RE})
$$

In this circuit, improved stability is obtained by introducing a feedback path from collector to base.

Sensitivity of Q point to changes in beta or temperature variations is normally less than that encountered for the fixed bias or emitter biased configurations.

## Problem:

Given:
$\mathrm{VCC}=10 \mathrm{~V}, \mathrm{RC}=4.7 \mathrm{k}, \mathrm{RB}=250 \Omega$ and $\mathrm{RE}=1.2 \mathrm{k} . \beta=90$. Analyze the circuit.
$\mathrm{IB}=(\mathrm{VCC}-\mathrm{VBE}) /[\mathrm{RB}+\beta(\mathrm{RC}+\mathrm{RE})]$
$=11.91 \mu \mathrm{~A}$
$\mathrm{IC}=(\beta \mathrm{IB})=1.07 \mathrm{~mA}$
$\mathrm{VCE}=\mathrm{VCC}-\mathrm{IC}(\mathrm{RC}+\mathrm{RE})=3.69 \mathrm{~V}$
In the above circuit, Analyze the circuit if $\beta=135$ ( $50 \%$ increase). With the same procedure as followed in the previous problem, we get

- $\quad \mathrm{IB}=8.89 \mu \mathrm{~A}$
- $\quad \mathrm{IC}=1.2 \mathrm{~mA}$
- $\quad \mathrm{VCE}=2.92 \mathrm{~V}$
$50 \%$ increase in $\beta$ resulted in $12.1 \%$ increase in IC and $20.9 \%$ decrease in VCEQ


## Problem 2:

Determine the DC level of IB and VC for the network shown:


Solution:

Open all the capacitors for DC analysis.
$R B=91 \mathrm{k} \Omega+110 \mathrm{k} \Omega=201 \mathrm{k}$
$\mathrm{IB}=(\mathrm{VCC}-\mathrm{VBE}) /[\mathrm{RB}+\beta(\mathrm{RC}+\mathrm{RE})]$
$=(18-0.7) /[201 \mathrm{k}+75(3.3+0.51)]$
$=35.5 \mu \mathrm{~A}$
$\mathrm{IC}=\beta \mathrm{IB}=2.66 \mathrm{~mA}$
$\mathrm{VCE}=\mathrm{VCC}-(\mathrm{ICRC})$
$=18-(2.66 \mathrm{~mA})(3.3 \mathrm{k})$
$=9.22 \mathrm{~V}$
Load line analysis

The two extreme points of the load line $\mathrm{I}_{\mathrm{C}, \max }$ and $\mathrm{V}_{\mathrm{CE}}$, max are found in the same as a voltage divider circuit.
$\mathrm{I}_{\mathrm{C}, \max }=\mathrm{VCC} /(\mathrm{RC}+\mathrm{RE})-$ Saturation current
$\mathrm{V}_{\mathrm{CE}}$, max - Cut off voltage

## Miscellaneous bias configurations

There are a number of BJT bias configurations that do not match the basic types of biasing that are discussed till now.

Miscellaneous bias (1)
Analyze the circuit in the next slide. Given $\beta=120$


## Solution

This circuit is same as DC bias with voltage feedback but with no emitter resistor. Thus the expression for IB is same except for RE term.
$\mathrm{IB}=(\mathrm{VCC}-\mathrm{VBE}) /(\mathrm{RB}+\beta R C)$
$=(20-0.7) /[680 \mathrm{k}+(120)(4.7 \mathrm{k})]$
$=15.51 \mu \mathrm{~A}$
$\mathrm{IC}=\beta \mathrm{IB}=1.86 \mathrm{~mA}$
$\mathrm{VCE}=\mathrm{VCC}-\mathrm{ICRC}=11.26 \mathrm{~V}=\mathrm{VCE}$
$\mathrm{VB}=\mathrm{VBE}=0.7 \mathrm{~V}$
$\mathrm{VBC}=\mathrm{VB}-\mathrm{VC}=0.7 \mathrm{~V}-11.26 \mathrm{~V}=-10.56 \mathrm{~V}$

Miscellaneous bias (2)


Equivalent circuit


Input loop


## Output Loop



## Solution

The above circuit is fixed bias circuit. Applying KVL to input loop:
$\mathrm{VEE}=\mathrm{VBE}+\mathrm{IBRB}$
$\mathrm{IB}=(\mathrm{VEE}-\mathrm{VBE}) / \mathrm{RB}=83 \mu \mathrm{~A} \mathrm{IC}=\beta \mathrm{IB}=3.735 \mathrm{~mA}$
$\mathrm{VC}=-\mathrm{ICRC}=-4.48 \mathrm{~V}$ VB $=-\mathrm{IBRB}=-8.3 \mathrm{~V}$

## Design Operations:

Designing a circuit requires

- Understanding of the characteristics of the device
- The basic equations for the network
- Understanding of Ohms law, KCL, KVL
- If the transistor and supplies are specified, the design process will simply determine the required resistors for a particular design.
- Once the theoretical values of the resistors are determined, the nearest standard commercial values are normally chosen.
- Operating point needs to be recalculated with the standard values of resistors chosen and generally the deviation expected would be less than or equal to
$5 \%$.
Problem:
- Given ICQ $=2 \mathrm{~mA}$ and $\mathrm{VCEQ}=10 \mathrm{~V}$. Determine R1 and RC for the network shown:



## Solution

To find R1:

1. Find VB. And to find VB , find VE because, $\mathrm{VB}=\mathrm{VE}+\mathrm{VBE}$
2. Thus, $\mathrm{VE}=\mathrm{IERE}$ and $\mathrm{IE} \cong \mathrm{IC}=2 \mathrm{~mA}$
$=(2 \mathrm{~mA})(1.2 \mathrm{k})=2.4 \mathrm{~V}$
3. $\mathrm{VB}=2.4+0.7=3.1 \mathrm{~V}$
4. $\quad$ Also, $\mathrm{VB}=\mathrm{VCCR} 2 /(\mathrm{R} 1+\mathrm{R} 2)$
$3.1=(18)(18 \mathrm{k}) / \mathrm{R} 1+18 \mathrm{k}$
Thus, R1 $=86.52 \mathrm{k} \Omega$
To find RC :
Voltage across RC $=\mathrm{VCC}-(\mathrm{VCE}+\mathrm{IERE})$
$=18-[10+(2 \mathrm{~mA}) 1.2 \mathrm{k}]$
$=5.6 \mathrm{~V}$
$\mathrm{RC}=5.6 / 2 \mathrm{~mA}$
$=2.8 \mathrm{~K} \Omega$
Nearest standard values are,
$\mathrm{R} 1=82 \mathrm{k} \Omega+4.7 \mathrm{k} \Omega=86.7 \mathrm{k} \Omega$ where as calculated value is $86.52 \mathrm{k} \Omega$.
$\mathrm{RC}=2.7 \mathrm{k}$ in series with $1 \mathrm{k}=2.8 \mathrm{k}$ both would result in a very close value to the design level.

## Problem 2

The emitter bias circuit has the following specifications: $\mathrm{ICQ}=1 / 2 \mathrm{Isat}$, Is at $=8 \mathrm{~mA}, \mathrm{VC}=$ $18 \mathrm{~V}, \mathrm{VCC}=18 \mathrm{~V}$ and $\beta=110$. Determine RC, RE and RB.

Solution:

$$
\mathrm{ICQ}=4 \mathrm{~mA}
$$

$\mathrm{VRC}=(\mathrm{VCC}-\mathrm{VC})=10 \mathrm{VRC}=\mathrm{VRC} / \mathrm{ICQ}$,
$=10 / 4 \mathrm{~mA}=2.5 \mathrm{k} \Omega$
To find RE: $\mathrm{I}_{\mathrm{Csat}}=\mathrm{VCC} /(\mathrm{RC}+\mathrm{RE})$
To find RB: Find IB where, $\mathrm{IB}=\mathrm{IC} / \beta=36.36 \mu \mathrm{~A}$ Also, for an emitter bias circuit,
$\mathrm{IB}=(\mathrm{VCC}-\mathrm{VBE}) / \mathrm{RB}+(\beta+1) \mathrm{RE}$
Thus, $\mathrm{RB}=639.8 \mathrm{k} \Omega$
Standard values: $\mathrm{RC}=2.4 \mathrm{k} \Omega, \mathrm{RE}=1 \mathrm{k} \Omega, \mathrm{RB}=620 \mathrm{k} \Omega$

## $8 \mathrm{~mA}=28 /(2.5 \mathrm{k}+\mathrm{RE})$ Thus, $\mathrm{RE}=1 \mathrm{k} \Omega$

## Transistor switching networks:

Through proper design transistors can be used as switches for computer and control applications.
When the input voltage VB is high ( logic 1), the transistor is in saturation ( ON). And the output at its collector $=\mathrm{VCE}$ is almost $0 \mathrm{~V}($ Logic 0$)$

Transistor as a switch

When the base voltage VB is low( logic 0), i.e, 0 V , the transistor is cutoff( Off) and $\mathrm{I}_{\mathrm{C}}$ is 0 , drop across RC is 0 and therefore voltage at the collector is VCC. ( logic 1)

Thus transistor switch operates as an inverter. This circuit does not require any DC bias at the base of the transistor.

## Design

When $V_{i}(V B)$ is 5 V , transistor is in saturation and $\mathrm{I}_{\mathrm{C} \text { sat }}$
Just before saturation, $\mathrm{I}_{\mathrm{B}, \max }=\mathrm{I}_{\mathrm{C}, \text { sat }} / \beta_{\mathrm{DC}}$
Thus the base current must be greater than IB,max to make the transistor to work in saturation.

Analysis


When $\mathrm{Vi}=5 \mathrm{~V}$, the resulting level of IB is
Verification
$\mathrm{IB}=(\mathrm{Vi}-0.7) / \mathrm{RB}$
$=(5-0.7) / 68 \mathrm{k}$
$=63 \mu \mathrm{~A}$
ICsat $=\mathrm{VCC} / \mathrm{RC}=5 / 0.82 \mathrm{k}$
$=6.1 \mathrm{~mA}$
$\left(\mathrm{I}_{\mathrm{C}, \text { sat }} / \beta\right)=48.8 \mu \mathrm{~A}$
Thus IB $>(\mathrm{IC}$, sat $/ \beta)$ which is required for a transistor to be in saturation.
A transistor can be replaced by a low resistance Rsat when in saturation ( switch on) Rsat $=\mathrm{VCE}$ sat/ ICsat (VCE sat is very small and ICsat is IC,max is maximum current)

A transistor can be replaced by a high resistance Rcutoff when in cutoff ( switch on)

## Problem

Determine RB and RC for the inverter of figure:


IC sat $=\mathrm{VCC} / \mathrm{RC}$
$10 \mathrm{~mA}=10 \mathrm{~V} / \mathrm{RC}$
$R C=1 \mathrm{k} \Omega$
IB just at saturation $=I C$ sat $/ \beta$
$=10 \mathrm{~mA} / 250$
$=40 \mu \mathrm{~A}$
Choose IB> IC sat $/ \beta, 60 \mu \mathrm{~A}$
$\mathrm{IB}=(\mathrm{Vi}-0.7) / \mathrm{RB}$
$60 \mu \mathrm{~A}=(10-0.7) / \mathrm{RB}$
$R B=155 \mathrm{k} \Omega$
Choose $\mathrm{RB}=150 \mathrm{k} \Omega$, standard value,
re calculate IB , we get $\mathrm{IB}=62 \mu \mathrm{~A}$ which is also $>\mathrm{IC}$ sat $/ \beta$
Thus, $\mathrm{RC}=1 \mathrm{k}$ and $\mathrm{RB}=155 \mathrm{k}$

## Switching Transistors

Transistor 'ON' time $=$ delay time + Rise time
Delay time is the time between the changing state of the input and the beginning of a response at the output.

Rise time is the time from $10 \%$ to $90 \%$ of the final value. Transistor 'OFF' time $=$ Storage time + Fall time

For an 'ON' transistor, VBE should be around 0.7 V
For the transistor to be in active region, VCE is usually about $25 \%$ to $75 \%$ of VCC.
If VCE $=$ almost VCC, probable faults:

- the device is damaged
- connection in the collector - emitter or base - emitter circuit loop is open. One of the most common mistake in the lab is usage of wrong resistor value.

Check various voltages with respect to ground.
Calculate the current values using voltage readings rather than measuring current by breaking the circuit.

Problem - 1
Check the fault in the circuit given.


Problem-2


## PNP transistors

The analysis of PNP transistors follows the same pattern established for NPN transistors. The only difference between the resulting equations for a network in which an npn transistor has been replaced by a pnp transistor is the sign associated with particular quantities.

PNP transistor in an emitter bias


## Applying KVL to Input loop: VCC $=\mathrm{IBRB}+\mathrm{VBE}+\mathrm{IERE}$

Thus, $\mathrm{IB}=(\mathrm{VCC}-\mathrm{VBE}) /[\mathrm{RB}+(\beta+1) \mathrm{RE}]$

Applying KVL Output loop: VCE $=-(\mathrm{VCC}-\mathrm{ICRC})$
Bias stabilization

The stability of a system is a measure of the sensitivity of a network to variations in its parameters.

In any amplifier employing a transistor the collector current IC is sensitive to each of the following parameters.
$\beta$ increases with increase in temperature.
Magnitude of VBE decreases about 2.5 mV per degree Celsius increase in temperature.

ICO doubles in value for every 10 degree Celsius increase in temperature.

| T (degree <br> Celsius) | Ico (nA) | $\beta$ | VBE (V) |
| :--- | :--- | :--- | :--- |
|  |  |  |  |
| 65 | $0.2 \times 10-3$ | 20 | 0.85 |
|  | 0.1 | 50 |  |
| 25 | 20 | 80 | 0.65 |
| 100 | $3.3 \times 103$ | 120 | 0.48 |
| 175 |  |  |  |

## Stability factors

$\mathrm{S}(\mathrm{ICO})=\Delta \mathrm{IC} / \Delta \mathrm{IC} 0$
$\mathrm{S}(\mathrm{VBE})=\Delta \mathrm{IC} / \Delta \mathrm{VBE}$
$\mathrm{S}(\beta)=\Delta \mathrm{IC} / \Delta \beta$
Networks that are quite stable and relatively insensitive to temperature variations have low stability factors.

The higher the stability factor, the more sensitive is the network to variations in that parameter.

S(ICO)

- Analyze S( ICO) for
- emitter bias configuration
- fixed bias configuration
- Voltage divider configuration

For the emitter bias configuration,
$S(\operatorname{ICO})=(\beta+1)[1+\mathrm{RB} / \mathrm{RE}] /[(\beta+1)+\mathrm{RB} / \mathrm{RE}]$ If $\mathrm{RB} / \mathrm{RE} \gg(\beta+1)$, then
$\mathrm{S}(\mathrm{ICO})=(\beta+1)$
For RB / RE <<1, S( ICO) 1

Thus, emitter bias configuration is quite stable when the ratio $\mathrm{RB} / \mathrm{RE}$ is as small as possible. Emitter bias configuration is least stable when $\mathrm{RB} / \mathrm{RE}$ approaches $(\beta+1)$.

Fixed bias configuration
$\mathrm{S}(\mathrm{ICO})=(\beta+1)[1+\mathrm{RB} / \mathrm{RE}] /[(\beta+1)+\mathrm{RB} / \mathrm{RE}]$
$=(\beta+1)[\mathrm{RE}+\mathrm{RB}] /[(\beta+1) \mathrm{RE}+\mathrm{RB}]$
By plugging $\mathrm{RE}=0$, we get
$\mathrm{S}(\mathrm{ICO})=\beta+1$
This indicates poor stability.

## Voltage divider configuration

$\mathrm{S}(\mathrm{ICO})=(\beta+1)[1+\mathrm{RB} / \mathrm{RE}] /[(\beta+1)+\mathrm{RB} / \mathrm{RE}]$ Here, replace RB with Rth
$\mathrm{S}(\mathrm{ICO})=(\beta+1)[1+\mathrm{Rth} / \mathrm{RE}] /[(\beta+1)+\mathrm{Rth} / \mathrm{RE}]$
Thus, voltage divider bias configuration is quite stable when the ratio Rth / RE is as small as possible.

## Physical impact

In a fixed bias circuit, IC increases due to increase in IC0. [IC $=\beta$ IB $+(\beta+1) \mathrm{IC} 0]$
IB is fixed by VCC and RB. Thus level of IC would continue to rise with temperature a very unstable situation.

In emitter bias circuit, as IC increases, IE increases, VE increases. Increase in VE reduces IB. IB $=[\mathrm{VCC}-\mathrm{VBE}-\mathrm{VE}] / \mathrm{RB}$. A drop in IB reduces IC.Thus, this configuration is such that there is a reaction to an increase in IC that will tend to oppose the change in bias conditions.

In the DC bias with voltage feedback, as IC increases, voltage across RC increases, thus reducing IB and causing IC to reduce.

The most stable configuration is the voltage - divider network. If the condition $\beta$ RE
>>10R2, the voltage VB will remain fairly constant for changing levels of $\mathrm{IC} . \mathrm{VBE}=$ VB - VE, as IC increases, VE increases, since VB is constant, VBE drops making IB to fall, which will try to offset the increases level of IC.

S(VBE)
$\mathrm{S}(\mathrm{VBE})=\Delta \mathrm{IC} / \Delta \mathrm{VBE}$

For an emitter bias circuit, $\mathrm{S}(\mathrm{VBE})=-\beta /[\mathrm{RB}+(\beta+1) \mathrm{RE}]$
If $R E=0$ in the above equation, we get $\mathrm{S}(\mathrm{VBE})$ for a fixed bias circuit as,
$S(V B E)=-\beta / R B$.

For an emitter bias,
$\mathrm{S}(\mathrm{VBE})=-\beta /[\mathrm{RB}+(\beta+1) \mathrm{RE}]$ can be rewritten as, $\mathrm{S}(\mathrm{VBE})=-(\beta / \mathrm{RE}) /[\mathrm{RB} / \mathrm{RE}+(\beta+1)]$ If $(\beta+1) \gg R B / R E$, then

$$
\begin{gathered}
\mathrm{S}(\mathrm{VBE})=-(\beta / \mathrm{RE}) /(\beta+1) \\
=-1 / \mathrm{RE}
\end{gathered}
$$

The larger the RE, lower the $\mathrm{S}(\mathrm{VBE})$ and more stable is the system. Total effect of all the three parameters on IC can be written as,
$\Delta \mathrm{IC}=\mathrm{S}(\mathrm{ICO}) \Delta \mathrm{ICO}+\mathrm{S}(\mathrm{VBE}) \Delta \mathrm{VBE}+\mathrm{S}(\beta) \Delta \beta$

General Conclusion:

The ratio RB / RE or Rth / RE should be as small as possible considering all aspects of design.

