



The dia like.	gram be	elow is a sch	ematic of wha	t cache looks
like.	Block	Tag	Data	Valid
	0	00000000	words A, B, C,	1
	1	11110101	words L, M, N,	1
	2			0
	3			0
identifi words i	ed with dentifie	ns multiple w the tag 0000 d with the ta blocks are no	ords from mai 0000. Block g 11110101. ot valid.	in memory, 1 contains






Main Memory	Maps to	Cache					
Block 0 (addresses 0, 1)		Block 0					
Block 1 (addresses 2, 3)		Block 1					
Block 2 (addresses 4, 5)		Block 2					
Block 3 (addresses 6, 7)		Block 3					
Block 4 (addresses 8, 10)		Block 0					
Block 5 (addresses 10, 11)		Block 1					
Block 6 (addresses 12, 13)		Block 2					
Block 7 (addresses 14, 15)		Block 3					


Memory -- Chapter 6

22


CS 2401 Comp. Org. &


Assembly








6

























	The num	ber of cache b	locks	per set in	set associativ	ve
		ries according				
	conceptu	nple, a 2-way s alized as show	vn in	the schema	atic below.	
		contains two				
					<u> </u>	
Sot	Tag	Block 0 of set	Valid	Tag	Block 1 of set	Valid
Set	Tag	Block 0 of set	Valid	Tag	Block 1 of set	
Set 0	Tag 00000000	Words A, B, C,	Valid		Block 1 of set	Valid 0
	00000000		1		P, Q, R,	-







































6	.5.1 Paging
•	A <i>physical address</i> is the actual memory address of physical memory. Programs create <i>virtual addresses</i> that are mapped to physical addresses by the memory manager. <i>Page faults</i> occur when a logical address requires that a page be brought in from disk.
•	Memory <i>fragmentation</i> occurs when the paging process results in the creation of small, unusable clusters of memory addresses.


Main memory and virtual memory are divided into equal sized pages.
The entire address space required by a process need not be in memory at once. Some parts can be on disk, while others are in main memory.
Further, the pages allocated to a process do not need to be stored contiguously either on disk or in memory.
In this way, only the needed pages are in memory at any time, the unnecessary pages are in slower disk storage.
















































































			101	orle	J T	vom	nla		
5.6 A		ear	-	JIIC		xan	ipie		
	PPC 601	PPC 603	PPC 604	PPC 620	SPARC	R10000	R4400	Pentium	P-Pro
Blocking	1	0	4						
Split?	No	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Data	32K	8K.	16K	32K	16K	32K	16K.	SK.	8K
Instruct.	Unified	8K.	16K	32K	16K	32K	16K.	8K.	8K
Associativity	8	2	4		D: 1/I: 2	2	1	2	D: 4/1 2
Line size	64 B	32 B	32 B				16 or 32 B	32 B	
Data Write	Back (through)	Back (through)	Back (through)	Back (through)				Back (drough)	Back (through
Replacement			LRU						
Notes:						I-cache predecodes instr.	I-cache predecodes instr.		256KB 4-way L2 cach

