











Layer	R/□ [Ω/□]	T _c [ppm/°C] @ T = 25 °C	V _c [ppm/V]	B _c [ppm/V]
N+ poly	100	-800	50	50
P+ poly	180	200	50	50
N+ diffusion	50	1500	500	-500
P+ diffusion	100	1600	500	-500
N-well	1000	-1500	20,000	30,000
 Non-silic resistance Resistor Tempe 	ided layers ce nonidealitie rature coeffi	have signifi es: cient: R = f(1	icantly large r)	er sheet
 Non-silic resistant Resistor Tempe Voltag 	ided layers ce nonidealitie rature coeffi e coefficient	have signifi es: cient: R = f(T : R = f(V)	icantly large ſ)	er sheet
 Non-silic resistant Resistor Tempe Voltag Manufa 	ided layers ce nonidealitie rature coeffi e coefficient acturing Vari	have signifi es: cient: R = f(T : R = f(V) ations	icantly large r)	er sheet

Resist	ors					
 No provisions in standard CMOS Resistors are bad for digital circuits → Minimized in standard CMOS But, often want big, <u>well-controlled</u> R for analog Sheet resistance of available layers: 						
	Layer	Sheet resistance				
	Aluminum	60 mΩ/⊡				
	Polysilicon	5 Ω/□				
	N+/P+ diffusion	5 Ω/□				
	N-well	1 kΩ/⊡				
EECS240	Le	ecture 2	8			



How about an N-Well Resistor?					
		<u>'' :</u>			
EECS240	Lecture 2	9			















































