# Code Generation 

Rupesh Nasre.

CS3300 Compiler Design
IIT Madras
Aug 2015


## Role of Code Generator

- From IR to target program.
- Must preserve the semantics of the source program.
- Meaning intended by the programmer in the original source program should carry forward in each compilation stage until code-generation.
- Target code should be of high quality
- execution time or space or energy or ...
- Code generator itself should run efficiently.

1) instruction selection,
(2) register allocation and
(3) instruction ordering.

## Code Generator in Reality

- The problem of generating an optimal target program is undecidable.
- Several subproblems are NP-Hard (such as register allocation).
- Need to depend upon
- Approximation algorithms
- Heuristics
- Conservative estimates


## Input + Output



- 3AC (Quadruples / Triples / Indirect triples)
- VM instructions (bytecodes / stack machine codes)
- Linear representations (postfix)
- Graphical representation (syntax trees / DAGs)
- RISC (many registers, 3AC, simple addressing modes, simple ISA)
- CISC (few registers, 2AC, variety of addressing modes, several register classes, variable length instructions, instructions with side-effects)
- Stack machine (push / pop, stack top uses registers, used in JVM, JIT compilation)

It helps to assume an assembler. Imagine if in A3 you had to generate machine code and manipulate bits rather than generating $\times 86$ assembly.

## IR and Target Code



Target machine code

```
R0 = y
R0 = R0 + z
x = R0
    LD R0, y
    ADD R0, R0, z
    ST x, R0
```


## IR and Target Code

| Intermediate representation | $\begin{aligned} & R 0=y \\ & R 0=R 0+z \\ & x=R 0 \end{aligned}$ | Generate code for $\begin{aligned} & a=b+c \\ & d=a+e \end{aligned}$ |
| :---: | :---: | :---: |
| Code Generator |  | LD R0, b |
| Target machine code | LD R0, y ADD RO, RO, z ST $\mathrm{x}, \mathrm{R} 0$ | ADD R0, R0, c <br> ST a, R0 <br> LD R0, a <br> ADD R0, R0, e <br> ST d, R0 |

## 1 Instruction Selection

- Complexity of instruction selection depends upon
- Level of the IR

Low-level IR can help generate more efficient code. e.g., intsize versus 4.

- Nature of the ISA

Uniformity and completeness of ISA affects the code. e.g., floats required to be loaded in special registers.

- Desired quality of the generated code Context and amount of information to process affects the code quality.
e.g., INC a versus $L D$ R0, a; ADD RO, RO, \#1; ST a, $\stackrel{8}{R} 0$


## 2 Register Allocation

- Register allocation involves
- Allocation: which variables to be put into registers
- Assignment: which register to use for a variable
- Finding an optimal assignment of registers to variables is NP-Complete.
- Architectural conventions complicate matters.
- Combination of registers used for double-precision arithmetic.
- Result is stored in accumulator.
- Registers are reserved for special instructions.
- ...


## 3 Instruction Ordering

- Instruction order affects execution efficiency.
- Picking the best order is NP-complete.
- Optimizer / Code generator needs to look at multiple instructions at a time.
- Classwork: Create an example IR whose generated code results in the same meaning but different efficiency for different orders.

```
1: RO = a
2: R1 = b
3: R2 = c
4: R3 = R0 + R1
5: R4 = R2 + R3
6: d= R4
```

```
1: RO = a
2: R1 = b
4: R2 = R0 + R1
3: R0 = c
5: R3 = R2 + R0
6: d= R3
```


## A Typical Target Machine Model

| Instruction Type | Example |
| :--- | :--- |
| Load | LD R1, $x$ |
| Store | ST R1, $x$ |
| Computation | SUB R1, R2, R3 |
| Unconditional Jump | BR main |
| Conditional Jump | BLTZ R1, main |


| Addressing Mode | Example |
| :--- | :--- |
| Direct | LD R1, 100000 |
| Named / Variable | LD R1, $x$ |
| Variable Indexed | LD R1, a(R2) |
| Immediate Indexed | LD R1, 100(R2) |
| Indirect | LD R1, ${ }^{* 100(R 2)}$ |
| Immediate | LD R1, \#100 |

## Example Code Generation

 using our Target Machine Model

Optimization and Code Generation are often run together multiple-times.

## Homework

- Exercises 8.2.3 from ALSU book.


## Basic Blocks and CFG

- A basic block is a maximal sequence of consecutive 3AC instructions such that
- Single-entry: Control-flow enters the basic-block through only the first instructions in the block.
- Single-exit: Control leaves the block only after the last instruction.
- Thus, if control reaches a basic block, all instructions in it are executed in sequence.
- No branching from in-between or no jumps to inbetween instructions.
- Basic-blocks together form a control-flow graph!



## Optimizations using CFG

- Local: within a basic-block
- Local common sub-expressions
- Deal-code elimination
- Use of algebraic identities
- Global: across blocks
- Common sub-expression elimination
- Strength reduction
- Data-flow analysis


## Local Common Sub-expressions Elimination

$$
a+a *(b-c)+(b-c) * d
$$

$$
\begin{aligned}
& a=b+c \\
& b=a-d \\
& c=b+c \\
& d=a-d
\end{aligned}
$$



- Does not distinguish properly between different variable instances.
- It is unclear why certain variable should be used or a new one should be formed.
- We need use-def information.


## Local Common Sub-expressions Elimination

$$
\begin{aligned}
& a=b+c \\
& b=a-d \\
& c=b+c \\
& d=a-d
\end{aligned}
$$

$$
\begin{aligned}
& \mathrm{a} 1=\mathrm{b} 0+\mathrm{c} 0 \\
& \mathrm{~b} 1=\mathrm{a} 1-\mathrm{d} 0 \\
& \mathrm{c} 1=\mathrm{b} 1+\mathrm{c} 0 \\
& \mathrm{~d} 1=\mathrm{a} 1-\mathrm{d} 0
\end{aligned}
$$

- Variables have initial DEFs.
- Each DEF creates a new instance of the variable (recall SSA).
- Each USE refers to the latest DEF.



## Local Common Sub-expressions Elimination



$$
\begin{aligned}
& \mathrm{a} 1=\mathrm{b} 0+\mathrm{c} 0 \\
& \mathrm{~b} 1=\mathrm{a} 1-\mathrm{d} 0 \\
& \mathrm{c} 1=\mathrm{b} 1+\mathrm{c} 0 \\
& \mathrm{~d} 1=\mathrm{a} 1-\mathrm{d} 0
\end{aligned}
$$

$$
\begin{array}{l|l}
a=b+c & a 1=b 0+c 0 \\
b=b-d & b 1=b 0-d 0 \\
c=c+d & c 1=c 0+d 0 \\
e=b+c & e 1=b 0+c 1
\end{array}
$$

Classwork: Find the Basic Block DAG (expression DAG) for the above Basic Block.


## Dead-code Elimination

- Remove root from the DAG that have no live variables attached.
- There could be multiple roots in the DAG.
- We may be able to apply this repeatedly.

Assuming $a$ and $b$ are live (used later) while $c$ and e are not, then

- We can remove e1.
- Once e1 is removed, c1 can also be removed.



## Algebraic Identities

- Algebraic properties

$$
\begin{array}{ll}
-x+0=0+x=x & x-0=x \\
-x * 1=1 * x=x & x / 1=x
\end{array}
$$

- Strength reduction
$-x^{2}=x * x$
$-2{ }^{*} x=x+x$
$-\mathrm{x} / 2=\mathrm{x} * 0.5$
- Constant folding
-2 * $3.14=6.28$


## Algebraic Identities

- Commutativity and Associativity
- DAG construction can help us here.
- Apart from checking left op right, we could also check right op left for commutativity. e.g., $(a+b)+(b+a)$. e.g., $a=b+c ; e=c+d+b ;$
- Some algebraic laws are not obvious.
- e.g., Can you optimize if $(x>y) a=b+x+c-y$ ? However, we need to worry about underflows.


## Array References

- Array references cannot be treated like usual variables.

| $x=a 1$ |
| :--- |
| $a 2=y$ |
| $z=a 1$ |

$$
\begin{aligned}
& x=a[i i] \\
& a[j]=y \\
& z=a[i i]
\end{aligned}
$$

We represent a[ii] as a node with two or three children depending upon whether it is rvalue or Ivalue.

wrong

correct
How do you decide the order in which assignments are executed?

## Array References

- Array references cannot be treated like usual variables.


$$
\begin{aligned}
& x=a[i i] \\
& b[j]=y \\
& z=a[i i]
\end{aligned}
$$

Depending upon how much time a compiler can afford,

- it would either analyze if a[ii] and $\mathrm{b}[j]$ are referring to the same memory location OR
- conservatively assume that they MAY be referring to the same location.


## Aliasing

- The issue with array references is called aliasing.
- Two expressions may refer to the same memory location at the execution time.
- a[ii] and a[jj]
- *p and *q
- Pass by reference variables
- Local processing may fail to identify aliasing
- Precise alias analysis is computationally difficult.


## Peephole Optimization

- Consider a sliding window of instructions and optimize it.
- Repeated passes are often helpful.
- Redundant-instruction elimination
- Dead-code elimination
- Control-flow optimization
- Algebraic simplifications
- Use of machine idioms
- ...


## Peephole Optimization

- Consider a sliding window of instructions and optimize it.
- Repeated passes are often helpful.
- Redundant load/store elimination

LD R0, a
ST a, R0

- Dead-code elimination
- Control-flow optimization
- Algebraic simplifications
- Use of machine idioms
- ...


## Peephole Optimization

- Consider a sliding window of instructions and optimize it.
- Repeated passes are often helpful.
- Redundant load/store elimination
- Dead-code elimination
- Control-flow optimization
- Algebraic simplifications
- Use of machine idioms
- ...


## Peephole Optimization

- Consider a sliding window of instructions and optimize it.
- Repeated passes are often helpful.
- Redundant load/store elimination

> goto L1

- Dead-code elimination
- Control-flow optimization
- Algebraic simplifications
- Use of machine idioms
- ...

Remove "L1: goto L2" if no jumps to it. Can be generalized to conditional jump to L1.
goto L2

## goto L3

L1: goto L2

## Peephole Optimization

- Consider a sliding window of instructions and optimize it.
- Repeated passes are often helpful.
- Redundant load/store elimination
- Dead-code elimination
- Control-flow optimization
- Algebraic simplifications
- Use of machine idioms

$$
\begin{aligned}
& x=x+0 \\
& z=y * 32
\end{aligned}
$$

- ...


## Peephole Optimization

- Consider a sliding window of instructions and optimize it.
- Repeated passes are often helpful.
- Redundant load/store elimination
- Dead-code elimination
- Control-flow optimization
- Algebraic simplifications
- Use of machine idioms
- ...

```
Id rO, x
add r0, r0, 1
st x, r0
push x
push %esp
goto fun
```



```
inc x
push x
call fun
```


## Register Allocation

- Memory hierarchy: Network, File system, Main memory, L3 cache, L2, L1, Registers.
- Capacity reduces, access time reduces.
- Critical to allocate and assign registers for efficiency.
- Register versus Memory could be ~10x performance difference.
- C allows register variables.
- register int a; // not always a good idea.
- register int a asm("r12");
- gcc -ffixed-r12 ...
// tries a specific register.
// reserve r12.


## Register Allocation

Classwork: Allocate registers for the following code.

```
while (b) \{
    \(\mathrm{a}=\mathrm{b}+\mathrm{c}\)
    \(d=d-b\)
    \(\mathrm{e}=\mathrm{a}+\mathrm{f}\)
    if (e) \{
        \(b=d+f\)
        \(e=a-c\)
        if (b) goto fun
    \} else \{
            \(f=a-d\)
    \}
    \(b=d+c\)
\}
print b, c, d, e, f
```

- First-Come-First-Served way is often not the best policy for register allocation.
- We need to perform some analysis to find out the benefit of allocating registers to variables.
- We may have to assign cost / benefit to various operations within a loop.
- What if we say that K registers would be allocated to the top K variables that have the maximum number of uses?
- By paying a small spilling cost, we may be able to increase the benefit of $K$ registers to more than K variables.
benefit( $x, B$ ) = $F($ use $(x, B)$, live $(x, B))$
Variable x , Basic block B use returns the number of uses. live returns 0 or 1 based on if $x$ is live affer leaving $B$ and defined in $B$.



## Allocation

- R1 and R2 remain assigned to b and d throughout.
- R3 is loaded repeatedly inside the loop as an auxiliary register.
- $a$ is not live at the start, hence it is not loaded initially.
- At the end of the loop, the register values are stored back.



## Register Allocation as Graph Coloring

- Vertices? Edges?
- Vertices: Variables (or their instances)
- Edges: Co-Live information
- If $x$ and $y$ are live at the same program point, add an (undirected) edge between $x$ and $y$.
- Vertex coloring colors neighbors differently.
- Thus, vertex coloring colors $x$ and $y$ differently, if they are live at the same program point.
- This means, $x$ and $y$ should not use the same register.
- Corollary: if $x$ and $z$ have the same color, they can reuse the register (at different program points).



## Coloring



This means, in basic block B1, b and e could use the same register.
Classwork: Try it for $\|\|\|\|$.

$$
\begin{aligned}
& a=b+c \\
& d=d-b \\
& e=a+f \\
& \text { if }(e)\{
\end{aligned}
$$

## Coloring



- Coloring gave us the maximum number of registers required for the program.
- However, in practice, the number of registers is fixed.
- Therefore, we need to generate spill code for storing a variable into memory (ST $x, R$ ) and then reload the register with the next variable (LD R, y)


## Data Flow Analysis

- Flow-sensitive: Considers the control-flow in a function
- Operates on a flow-graph with nodes as basicblocks and edges as the control-flow
- Examples
- Constant propagation
- Common subexpression elimination
- Dead code elimination

$$
a=8
$$



What is the
value of $b$ ?

## Reaching Definitions

- Every assignment is a definition
- A definition d reaches a program point $p$ if there exists a path from the point immediately following $d$ to $p$ such that $d$ is not killed along the path.



## DFA Equations

- in(B) = set of data flow facts entering block $B$
- $\operatorname{out}(B)=\ldots$
- gen $(B)=$ set of data flow facts generated in $B$
- kill(B) = set of data flow facts from the other blocks killed in B


## DFA for Reaching Definitions

- $\operatorname{in}(B)=U$ out $(P)$ where $P$ is a predecessor of $B$
- $\operatorname{out}(B)=\operatorname{gen}(B) U(\operatorname{in}(B)-\operatorname{kill}(B))$
- Initially, out(B) = \{ \}

$$
\begin{array}{ll}
\operatorname{gen}(\mathrm{B} 0)=\{\mathrm{D} 1, \mathrm{D} 2\} & \operatorname{kill}(\mathrm{B} 0)=\{\mathrm{D} 3, \mathrm{D} 4, \mathrm{D} 6\} \\
\operatorname{gen}(\mathrm{B} 1)=\{\mathrm{D} 3, \mathrm{D} 4\} & \operatorname{kill(\mathrm {B}1)=\{ \mathrm {D}0,\mathrm {D}1,\mathrm {D}2,\mathrm {D}6\} } \\
\operatorname{gen}(\mathrm{B} 2)=\{\mathrm{D} 5, \mathrm{D} 6\} & \operatorname{kill(B2)}=\{\mathrm{D} 1, \mathrm{D} 3\} \\
\operatorname{gen}(\mathrm{B} 3)=\{ \} & \operatorname{kill}(\mathrm{B} 3)=\{ \}
\end{array}
$$



|  | in1 | out1 | in2 | out2 | in3 | out3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| B0 | $\}$ | $\{D 1, D 2\}$ | $\}$ | $\{D 1, D 2\}$ | $\}$ | $\{D 1, D 2\}$ |
| B1 | $\}$ | $\{D 3, D 4\}$ | $\{D 1, D 2\}$ | $\{D 3, D 4\}$ | $\{D 1, D 2\}$ | $\{D 3, D 4\}$ |
| B2 | $\}$ | $\{D 5, D 6\}$ | $\{D 1, D 2\}$ | $\{D 2, D 5, D 6\}$ | $\{D 1, D 2\}$ | $\{D 2, D 5, D 6\}$ |
| B3 | $\}$ | $\}$ | $\{D 3, D 4, D 5, D 6\}$ | $\{D 3, D 4, D 5, D 6\}$ | $\{D 2, D 3, D 4, D 5, D 6\}$ | $\{D 2, D 3, D 4, D 5, D 6\}$ |

## Algorithm for Reaching Definitions

for each basic block B
compute gen(B) and kill(B)
$\operatorname{out}(B)=\{ \}$

Can you do better?
Hint: Worklist
do \{
for each basic block B

$$
\begin{aligned}
& \operatorname{in}(\mathrm{B})=\mathrm{U} \text { out(P) where } \mathrm{P} \backslash \text { in pred(B) } \\
& \operatorname{out}(\mathrm{B})=\operatorname{gen}(\mathrm{B}) \mathrm{U}(\operatorname{in}(\mathrm{~B})-\operatorname{kill}(\mathrm{B}))
\end{aligned}
$$

\} while in(B) changes for any basic block $B$

## Classwork

- $\operatorname{in}(B)=U$ out $(P)$ where $P$ is a predecessor of $B$
- $\operatorname{out}(B)=\operatorname{gen}(B) U(\operatorname{in}(B)-\operatorname{kill}(B))$
- Initially, out(B) $=\{ \}$

$$
\begin{array}{ll}
\operatorname{gen}(\mathrm{B} 0)=\{\mathrm{D} 1, \mathrm{D} 2\} & \operatorname{kill(\mathrm {B}0)}=\{\mathrm{D} 3, \mathrm{D} 4, \mathrm{D} 6, \mathrm{D} 8\} \\
\operatorname{gen}(\mathrm{B} 1)=\{\mathrm{D} 3, \mathrm{D} 4\} & \operatorname{kill(\mathrm {B}1)=\{ \mathrm {D}1,\mathrm {D}2,\mathrm {D}6,\mathrm {D}8\} } \\
\operatorname{gen}(\mathrm{B} 2)=\{\mathrm{D} 5, \mathrm{D} 6\} & \operatorname{kill(B2)=\{ \mathrm {D}2,\mathrm {D}3,\mathrm {D}7,\mathrm {D}8\} } \\
\operatorname{gen}(\mathrm{B} 3)=\{\mathrm{D} 7, \mathrm{D} 8\} & \operatorname{kill(B3)}=\{\mathrm{D} 2, \mathrm{D} 3, \mathrm{D} 5, \mathrm{D} 6\}
\end{array}
$$



|  | in1 | out1 | in2 | out2 | in3 | out3 | in4 | out4 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| B0 | $\}$ | $\{D 1, D 2\}$ | $\{D 7, D 8\}$ | $\{D 1, D 2$, <br> $D 7\}$ | $\{D 4, D 7, D 8\}$ | $\{D 1, D 2, D 7\}$ | $\{D 1,4,7\}$ | $\{D 1,2,7\}$ |
| B1 | $\}$ | $\{D 3, D 4\}$ | $\{D 1, D 2\}$ | $\{D 3, D 4\}$ | $\{D 1, D 2, D 7\}$ | $\{D 3, D 4, D 7\}$ | $\{D 1,2,7\}$ | $\{D 3,4,7\}$ |
| B2 | $\}$ | $\{D 5, D 6\}$ | $\{D 1, D 2\}$ | $\{D 1, D 5, D 6\}$ | $\{D 1, D 2, D 7\}$ | $\{D 1, D 5, D 6\}$ | $\{D 1,2,7\}$ | $\{D 1,5,6\}$ |
| B3 | $\}$ | $\{D 7, D 8\}$ | $\{D 3, D 4, D 5, D 6\}$ | $\{D 4, D 7, D 8\}$ | $\{D 1, D 3, D 4, D 5, D 6\}$ | $\{D 1, D 4, D 7, D 8\}$ | $\{D 1,3,4,5,6,7\}$ | $\{D 1,4,7,8\}$ |

## DFA for Reaching Definitions

| Domain | Sets of definitions |
| :--- | :--- |
| Transfer function | $\operatorname{in}(\mathrm{B})=\mathrm{U} \operatorname{out}(\mathrm{P})$ <br> $\operatorname{out}(\mathrm{B})=\operatorname{gen}(\mathrm{B}) \mathrm{U}(\operatorname{in}(\mathrm{B})-\operatorname{kill(B)})$ |
| Direction | Forward |
| Meet $/$ confluence <br> operator | U |
| Initialization | $\operatorname{out}(\mathrm{B})=\{ \}$ |

## DFA for Live Variables

| Domain | Sets of variables |
| :--- | :--- |
| Transfer function | $\operatorname{in}(B)=\operatorname{use}(B) U(\operatorname{out}(B)-\operatorname{def}(B))$ <br> $\operatorname{out}(B)=U \operatorname{in}(S)$ where $S$ is a successor of B |
| Direction | Backward |
| Meet $/$ confluence <br> operator | $U$ |
| Initialization | $\operatorname{in}(B)=\{ \}$ |

A variable v is live at a program point p if v is used along some path in the flow graph starting at $p$.
Otherwise, the variable v is dead.

