## CPSC 855 Embedded Systems

## Combinational Logic Circuits

Fryad M. Rashid and Pei-Lin Chung

## Outline

- Design Combinational Logic Circuit for scenario
- Adder
- Subtractor
- Comparator
- Multiplexer
- Demultiplexer
- Encoder
- Decoder
- Code Conversions
- Implementation


## Design Methods

- Type of IC chips (based on packing density) :
- Small-scale integration (SSI): up to 12 gates
- Medium-scale integration (MSI): 12-99 gates
- Large-scale integration (LSI): 100-9999 gates

- Very large-scale integration (VLSI): 10,000-99,999 gates
- Ultra large-scale integration (ULSI): > 100,000 gates
- Main objectives of circuit design:
- (i) reduce cost
- reduce number of gates (for SSI circuits)
- reduce IC packages (for complex circuits)
- (ii) increase speed
- (iii) design simplicity (reuse blocks where possible)




## Application of CLC

## Combinational Logic Circuit



## Introduction



Combinational Logic Circuits (Circuits without a memory): In this type of logic circuits outputs depend only on the current inputs.

Sequential Logic Circuits (Circuits with memory): In this type of logic circuits outputs depend on the current inputs and previous inputs. These circuits employ storage elements and logic gates.

## Combinational Logic Circuits



- A combinational circuit consists of input variables (n), logic gates, and output variables (m).
- For ( $n$ ) input variables there are $2^{n}$ possible combinations of binary input values.
- For each possible input combination there is one and only one possible output combination, a combinational circuit can be describe by $(m)$ Boolean functions one for each output variable.
- Each output function expressed in terms of the ( $n$ ) input variables.


## Design Procedure

To design a combinational logic circuit use the following procedures:

The problem is stated (Verbal description).
Specify the number of inputs and required numbers of outputs.
The input and output variables are assigned letter symbols.
Construct the truth table to define relationship between inputs and outputs.
The simplified Boolean function for each output is obtained (using K-Map, Tabulation method and Boolean Algebra rules).

The logic diagram is drawn.

## Practical Design

A practical design method would have to consider such constrains as:

Min. no. of gates.
Min. no. of inputs to gates.
Min. no. of interconnections.
Min. propagation time of the signal throw the circuit.

## Simple Design - Remind You

Example: Simplify two inputs OR gate truth table by using K-Map? 1.Problem is stated.
2.No. of inputs are two ( X and Y ) \& No. of required output is ( F ) 3. Construct truth table $(\mathrm{F}=\mathrm{X}+\mathrm{Y})$, inputs $=2 \rightarrow 2^{2}=4$ possibilities 4.Using K-Map to simplify the circuit.
5.Final design.
$\mathrm{F}=\mathrm{X}+\mathrm{Y} \ldots$

| X | Y | F |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |



| Y | 0 | 1 |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 1 | $T$ | 1 |



$$
\mathrm{F}=\overline{\mathrm{X}} \mathrm{Y}+\mathrm{X} \overline{\mathrm{Y}}+\mathrm{XY}
$$

## Design for scenario

- A committee of three individuals decide issues for an organization. Each individual votes either yes or no for each proposal that arises. A proposal is passed if it receives at least two yes votes. Design a circuit that determines whether a proposal passes.


## Solution

Inputs are three $(\mathrm{x}, \mathrm{y}, \mathrm{z})$, Output is proposal ( F )

| Individual1 (X) | Individual2 (Y) | Individual3 (Z) | Proposal(F) |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |


| X | YZ | 00 | 01 | 11 |
| :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 10 |  |
| 1 |  | 1 | 1 | I |

$$
\mathrm{F}=\mathrm{xy}+\mathrm{XZ}+\mathrm{yz}
$$

We used K-Map minimization technique to simplify the circuit.

We used truth table to make a relationship between inputs and output.

## Adders

- Digital computers perform a variety of information processing tasks. Among the basic functions encountered are the various arithmetic operations (addition).

Binary Arithmetic

1. Addition: The rules of addition are: $0+0=0$

$$
0+1=1
$$

$$
1+0=1
$$

$$
1+1=10
$$

$$
1+1+1=11
$$

## Binary Adder -Half Adder

Q/Design a combinational logic circuit that performs arithmetic operation for adding two bits?
Answer: $\mathrm{n}=2$ bit , $\mathrm{n}=2^{2}=4$

$$
\begin{aligned}
& 0+0=0 \\
& 0+1=1 \\
& 1+0=1 \\
& 1+1=10
\end{aligned}
$$

| Inputs |  | Outputs |  |
| :---: | :---: | :---: | :---: |
| X | Y | C | S |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

$$
\begin{gathered}
S=\bar{X} Y+X \bar{Y} \\
C=X Y
\end{gathered}
$$

The block diagram for the half adder is:

(b) $\begin{aligned} S & =x \oplus y \\ C & =x y\end{aligned}$
(a) $\begin{aligned} S & =x y^{\prime}+x^{\prime} y \\ C & =x y\end{aligned}$

## Binary Adder -Full Adder

Q/Design a combinational logic circuit that performs arithmetic operation for adding three bits?
Answer: $\mathrm{n}=3$ bit , $\mathrm{n}=2^{3}=8$

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| X | Y | Z | C | S |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |


| Y | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 0 |  | 1 |  | 1 |
| 1 | 1 |  | 1 |  |

$\mathrm{S}=\overline{\mathrm{X}} \overline{\mathrm{Y}}+\mathrm{X} \mathrm{X} \mathrm{Z} \overline{\mathrm{Z}}+\mathrm{X} \overline{\mathrm{Y}} \mathrm{Z}+\mathrm{XYZ}$


The block diagram for the full adder is:


## Subtractor

- Digital computers perform a variety of information processing tasks. Among the basic functions encountered are the various arithmetic operations (Subtraction).

Binary Arithmetic
2. Subtraction: The rules of subtractions are:

$$
\begin{aligned}
0-0 & =0 \\
1-0 & =1 \\
10-1 & =1 \\
1-1 & =0
\end{aligned}
$$

## Binary Subtractor- Half Subtractor

Q/Design a combinational logic circuit that performs arithmetic operation for subtracting two bits?

Answer: $\mathrm{n}=2$ bit , $\mathrm{n}=2^{2}=4$

$$
0-0=0
$$

$$
1-0=1
$$

$$
1-1=0
$$

$$
0-1=10-1=1 \quad \text { (The } 1 \text { borrowed from the next higher stage) }
$$

| Inputs |  | Outputs |  |
| :---: | :---: | :---: | :---: |
| X | Y | B | D |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 |

$$
\begin{aligned}
& \mathrm{D}=\overline{\mathrm{X}} \mathrm{Y}+\mathrm{X} \overline{\mathrm{Y}}=\mathrm{X} \oplus \mathrm{Y} \\
& \mathrm{~B}=\overline{\mathrm{X}} \mathrm{Y}
\end{aligned}
$$



## Binary Subtractor - Full Subtractor

Q/Design a combinational logic circuit that performs arithmetic operation for subtracting three bits?

Answer: $\mathrm{n}=3$ bits , $\mathrm{n}=2^{3}=8$

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| X | Y | Z | B | D |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |


$D=\bar{X} \bar{Y} Z+\bar{X} Y Z \bar{Z}+X \bar{Y} \bar{Z}+X Y Z$


$$
\mathrm{B}=\overline{\mathrm{X}} \mathrm{Y}+\overline{\mathrm{X}} \mathrm{Z}+\mathrm{YZ}
$$




## Comparator

The comparison of two numbers is an operation that determines if one number is greater than, less than, or equal to the other number. A comparator is a CLC that compares two numbers $\mathrm{A}, \mathrm{B}$, and determines their relative magnitudes. The outcome of the comparison is specified my three binary variables that indicate whether $\mathrm{A}>\mathrm{B}, \mathrm{A}=\mathrm{B}$, or $\mathrm{A}<\mathrm{B}$.

Example: Design a combinational logic circuit that compares two 1 -bit numbers ( $A$ and $B$ )?
Solution: $A=A_{0} \quad B=B_{0}$

| $\mathrm{A}_{0}$ | $\mathrm{~B}_{0}$ | $\mathrm{Y}_{\mathrm{A}=\mathrm{B}}$ | $\mathrm{Y}_{\mathrm{A}=\mathrm{B}}$ | $\mathrm{Y}_{\mathrm{A}<\mathrm{B}}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |

$$
\begin{aligned}
& \mathrm{Y}_{\mathrm{A}=\mathrm{B}}=\overline{\mathrm{A}}_{0} \overline{\mathrm{~B}}_{0}+\mathrm{A}_{0} \mathrm{~B}_{0} \\
& \mathrm{Y}_{\mathrm{A} \sim \mathrm{~B}}=\mathrm{A}_{0} \overline{\mathrm{~B}}_{0} \\
& \mathrm{Y}_{\mathrm{A} \subset \mathrm{~B}}=\overline{\mathrm{A}}_{0} \mathrm{~B}_{0}
\end{aligned}
$$



## Multiplexer (Data Selector)

Multiplexing means transmitting a large number of information units over a smaller number of channels or lines. A digital multiplexer is CLC that selects binary information from one of many input lines and directs it to a single output line. The selection of a particular input line is controlled by of a selection lines.


Design MUX:
AND gates used to represent inputs.

One OR gate only used to collect inputs.

NOT gates as a selector to

Example: Design $4 \times 1$ multiplexer?
Solution: No. of inputs $=4=2^{2}$, No. of select $=2$, No. of output $=1$

| Select |  | Output |
| :---: | :---: | :---: |
| $s_{1}$ $s_{0}$ <br> 0 0 | $Y$ |  |
| 0 | 1 | $I_{0}$ |
| 1 | 0 | $I_{1}$ |
| 1 | 1 | $I_{2}$ |
| Truth Table |  |  |




4x1 Multiplexer Logic Diagram

## E1 and T1 MUX/DMUX

E1:It is the European format for digital transmission. According to the ITU-T recommendations, it consists of 32 channels ( 2 channels are reserved for signaling and synchronization, 30 channels for carry voice calls and data communications, band width for each channel $=64 \mathrm{Kbps}$, data rate for $\mathrm{E} 1=2048 \mathrm{Kbps}$ or 2.048 Mbps ).

TDM is used for separate channels from each other. E1 is designed to send PCM voice signal (Sampling frequency= 8000 sample per second, E1 time frame $=1 / 8000=125 \mu \mathrm{~s}$, within this time frame we have 32 sample $\times 8$ bit per sample $=$ 256 bits. Therefore, Data Rate of E1 $=2.048 \mathrm{Mbps}$ (256bits/

## E1 and T1 MUX/DMUX

T1 :T1 is the North American digital communication carrier standard that consists of 24 channels, which has 64 Kbps bandwidth each. Initially each 64 Kbps channel is designed to transfer pulse code modulated voice signals. T1 frame consists of 193 bits ( 24 samples x 8 bits per sample) that need to be transferred within $125 \mu \mathrm{~s}$. Therefore, data rate of T1 carrier is $1.544 \mathrm{Mbps}(193$ bits $/ \mathbf{1 2 5 \mu s}$ ).

## Demultiplexer

A demultiplexer performs the reverse operation of a multiplexer i.e. it receives one input and distributes it over several outputs.

n select

No. of inputs $=1$ (Data)

No. of outputs $=<2^{n}$
No. of select= n
$2^{\mathrm{n}}$ Outputs

Design DMUX:
AND gates used to represent inputs.

NOT gates as a selector to connect inputs to output.

Example: Design 1x4 demultiplexer?
Solution: No. of imput $=1$, No. of output $=4$, No. of select=2

| Select |  | Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ |
| 0 | 0 | Data | 0 | 0 | 0 |
| 0 | 1 | 0 | Data | 0 | 0 |
| 1 | 0 | 0 | 0 | Data | 0 |
| 1 | 1 | 0 | 0 | 0 | Data |



1x4 DMUX Logic Diagram

## Encoder

An encoder is a device, circuit, software program, algorithm or person that converts information from one format or code to another. The purpose of encoder is standardization, speed, secrecy, security, or saving space by shrinking size. If a device output code has fewer bits than the input code has, the device is usually called an encoder.


No. of inputs $=<2^{n}$
No. of outputs $=\mathbf{n}$
Encoder Block diagram


## Example: Design 8x3 Encoder?

Solution: No. of inputs $=8=2^{3}$
No. of outputs $=3$

| Input | Output |  |  |
| :---: | :---: | :---: | :---: |
|  | A | B | C |
| 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 2 | 0 | 1 | 0 |
| 3 | 0 | 1 | 1 |
| 4 | 1 | 0 | 0 |
| 5 | 1 | 0 | 1 |
| 6 | 1 | 1 | 0 |
| 7 | 1 | 1 | 1 |



Octal to binary encoder

From the truth table: $A=\sum \mathrm{m}(4,5,6,7)$

$$
\begin{aligned}
& \mathrm{B}=\operatorname{m}(2,3,6,7) \\
& \mathrm{C}=\sum \mathrm{m}(1,3,5,7)
\end{aligned}
$$



8x3 Encoder logical diagram

Example: Design a Decimal to BCD encoder?
Solution:
No. of inputs $=10$
No. of outputs $=4$

| Input | Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | A | B | C | D |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 |
| 9 | 1 | 0 | 0 | 1 |



From the truth table: $A=\Sigma \mathrm{m}(8,9)$

$$
\begin{aligned}
& \mathrm{B}=\sum \mathrm{m}(4,5,6,7) \\
& \mathrm{C}=\sum \mathrm{m}(2,3,6,7) \\
& \mathrm{D}=\sum \mathrm{m}(1,3,5,7,9)
\end{aligned}
$$



GDecimal to BCD Encoder logicat diagram

## Decoder

A decoder is a combinational circuit that converts binary information from $n$ input lines to a maximum of $2^{\mathrm{n}}$ unique output lines.


No. of inputs $=\mathbf{n}$
Decoder Block Diagram
No. of outputs $=<2^{\text {n }}$
Design DEC:
AND gates used to represent inputs.

Example: Design 2×4 decoder?
Solution: No. of inputs=2, No. of outputs=4

| Inputs | Outputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | $\mathrm{O}_{0}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ |
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |




2x4 Decoder logical diagram

Example: Design $3 \times 8$ decoder?
Solution: No. of imputs $=3$, No. of outputs $=8$

| Inputs |  |  | Outputs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | Y | Z | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{7}$ |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | - | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |



Binary to octal decoder


3x8 Decoder logical diagram

## Code Converters : <br> Convert Binary to Gray Code

Example: Design a combinational logic circuit that converts 4bits binary to gray code? Solution $\mathrm{n}=4 \mathrm{bits}, \mathrm{n}=2^{4}=16$ possibilities
$\overrightarrow{110}$
1001 $\quad$ Same=0 Difference=1
Input

| Binary Code |  |  |  |
| :---: | :---: | :---: | :---: |
| A | B | C | D |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 |

Output

| Gray Code |  |  |  |
| :---: | :---: | :---: | :---: |
| X | Y | Z | K |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 |

Advantage gray code over binary number?

| AB | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 |
| 01 | 0 | 0 | 0 | 0 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 1 | 1 | 1 | 1 |

$$
\mathrm{X}=\mathrm{A}
$$

| CD | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 1 | 1 |
| 01 | 1 | 1 | 0 | 0 |
| 11 | 1 | 1 | 0 | 0 |
| 10 | 0 | 0 | 1 | 1 |

$\mathrm{Z}=\mathrm{B} \overline{\mathrm{C}}+\overline{\mathrm{B}} \mathrm{C}=\mathrm{B} \oplus \mathrm{C}$

| $\begin{array}{cc} C D \\ A B \end{array}$ | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 |
| 01 | 1 | 1 | 1 | 1 |
| 11 | 0 | 0 | 0 | 0 |
| 10 | 1 | 1 | 1 | 1 |

$\mathrm{Y}=\overline{\mathrm{A}} \mathrm{B}+\mathrm{A} \overline{\mathrm{B}}=\mathrm{A} \oplus \mathrm{B}$

| AB | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 1 | 0 | 1 |
| 01 | 0 | 1 | 0 | 1 |
| 11 | 0 | 1 | 0 | 1 |
| 10 | 0 | 1 | 0 | 1 |

$\mathrm{K}=\overline{\mathrm{C}} \mathrm{D}+\mathrm{C} \overline{\mathrm{D}}=\mathrm{C} \oplus \mathrm{D}$


4bit binary to gray code converter

## Implementation

- Electronics Workbench Circuit Board Design and Simulation Software such as EWB, Multisim, ..etc


## References

- http://www.tutorialspoint.com/ computer_logical_organization/ combinational_circuits.htm
- http://www.differencebetween.com/ difference-between-e1-and-vs-t1/
- http://coep.vlab.co.in/?
sub=28\&brch=81\&sim=609\&cnt=1

