


# Communication Systems Design Using Dataflow Programming

Jacob Kornerup, Ph.D.  
LabVIEW R&D  
National Instruments

# A Word About National Instruments




- **Annual Revenue:** \$1.36 billion
- **Global Operations:** Approximately 6,870 employees; operations in more than 40 countries
- **Broad Customer Base:** More than 35,000 companies served annually




# Graphical System Design


A Platform-Based Approach for Measurement and Control



# Tough Real-Time Challenges



Large Telescope  
Mirror Control




Tokamak  
Plasma Control




Wind Turbine Sound Source  
Characterization



CERN Hadron Collider




Early Cancer Detection





Structural Health Monitoring

# European Southern Observatory Extremely Large Telescope





Primary Mirror (M1): 39 Meters Diameter


# The Primary Mirror (M1)



Mirror Segment Active Control (798 Mirrors)

- 6 Edge Sensors (4788 total)
- 3 Actuators (2394 total)
- 2.4K x 4.8K Matrix calculation / 1 ms





# Perspective

Pope Election 2005





# Perspective

Pope Election 2013



What a difference in just 8 years!

# Prototyping Is Critical for Algorithm Research



“Experience shows that the real world often breaks some of the assumptions made in theoretical research, so **testbeds** are an important tool for evaluation under very realistic operating conditions”

---


“...development of a **testbed** that is able to test **radical ideas** in a complete, working system is crucial”



<sup>1</sup>NSF Workshop on Future Wireless Communication Research

# The National Instruments Vision

“To do for test and measurement what the spreadsheet did for financial analysis.”





## Virtual Instrumentation



with **NI LabVIEW™**





# The Long Tail




[ "The Long Tail," Chris Anderson *Wired*, 2004 ]

# NI Vision *Evolved*. Graphical System Design



# Design discontinuities in EDA tools



[1] Kurt Keutzer, UC Berkeley EECS 244 class

# Platform Based Design & Models of Computation

- Constructs for application domain experts
- Structured implementation with the right levels of abstraction
- Separation of concerns between functionality and architecture
- Evolve designs on hardware “generations”
- Design flow that supports analysis, simulation, verification and synthesis

[1] E.A. Lee, “Embedded Software”, Revised from UCB ERL Memorandum M01/26, November 1, 2001,

[2] E.A. Lee and S. Neuendorffer, “Concurrent Models of Computation for Embedded Software”, Memorandum No. UCB/ERL M04/26, July 22, 2004

[3] Alberto Sangiovanni-Vincentelli, “Quo Vadis, SLD? Reasoning About the Trends and Challenges of System Level Design”, Proceedings of the IEEE, Vol. 95, No. 3, March 2007.




# The Y-Chart System Design Methodology

## Application Logic




- Algorithm development
- IO characterization
  - Timing characteristics
- Real-time constraints
- Models of Computation integration
- State management

## Platform Architecture




## Analysis & Mapping




- Distributed
- Heterogeneous computing platforms
  - Real-time OS, FPGA, Desktop OS, GPU
- Communication schemes
- Real-time
- IO
- Timing

## Performance Evaluation



1. Kienhuis, Deprettere, van der Wolf, and Visser., "A Methodology to Design Programmable Embedded Systems - The Y-Chart Approach. Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation" - SAMOS, p.18-37, Jan. 2002.
2. Keutzer, Newton, Rabaey, Sangiovanni-Vincentelli, "System-level Design: Orthogonalization of Concerns and Platform-based Design," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(12): p. 1523-1543, Dec. 2000.

# Dataflow MoCs for Streaming Applications



Deter-  
ministic?

No | Yes

Synchronous?

No | Yes

Deadlock and boundedness  
decidable?


No | Yes

Static scheduling?

No | Yes

Key trade-off: Analyzability vs. Expressibility


# Platform Architectures



Deter- ministic?	No	Yes
General purpose ?	Yes	No
Floating point math?	Yes	No
Ease of Reprogrammability?	Yes	No

Key trade-off: Flexibility vs. Performance


# The Y-Chart System Design Methodology



1. Kienhuis, Deprettere, van der Wolf, and Vissers., "A Methodology to Design Programmable Embedded Systems - The Y-Chart Approach. Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation" - SAMOS, p.18-37, Jan. 2002.
2. Keutzer, Newton, Rabaey, Sangiovanni-Vincentelli, "System-level Design: Orthogonalization of Concerns and Platform-based Design," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(12): p. 1523-1543, Dec. 2000.





# LabVIEW Today




Distributed Computing


Multiple Programming Models



# Realizing Our Vision for Instrumentation Graphical System Design



# Classical Design Flow



**Algorithm Development**

Research Team

Standard Tools

**System Mapping**

System Design Team

No Standard. No Tools

**System Implementation**

Implementation Team


No Standard. Many Tools

```

%Each PUSC OFDM symbol contains 120 clusters of 12 contiguous
data subcarriers, where 2 pilots will be added.
evenSymb=1;
data_and_pilots=[];
for symb_index=0:PUSC_sone_length-1
    symb_offset=symb_index*120+12;
    ofdm_symbol=m*MINAX_PUSC_data(symb_offset+1:symb_offset+120+12);
    cluster=[];
    pilotCluster=[];




    for cluster_index=0:119
        subc_offset=cluster_index-12+1;
        cluster=ofdm_symbol(subc_offset:subc_offset+11);
        if evenSymb
            pilotClus=(cluster(1:4) pilot clust
            else
            pilotClus=(pilot cluster(1:11) pilc
            end
            ofdm_symbol=[ofdm_symbol pilotClus]
        end

        data_and_pilots=[data_and_pilots of
        evenSymb=mod(evenSymb+1,2);
    end
  
```





# Platform Enabled Design Flow




# LabVIEW Communications System Design Suite

A Platform for Software Defined Radio Development

Hardware




Software




Hardware Aware Design Environment

Algorithmic Design Languages



Cohesive Design Flow




# Software Defined Radio Architecture

## Multi-Processor Subsystem

Real-time signal processor  
Physical Layer (PHY)  
ex FPGA, DSP


Host processor  
Medium Access Control (MAC) – Rx/Tx control  
ex. Host GPP, multi-core CPU



## Host Connection

Determines Streaming Bandwidth  
Ex. Gigabit E-net, PCIe

## Baseband Converters



## RF Front End


General Purpose RF  
Dual LOs  
Contiguous Frequency Range

# Design Tool Wish List

## Hardware




## Software




Hardware Aware  
Design  
Environment



Algorithmic  
Design  
Languages



## Design Exploration






# Unified Design Flow



Single, Cohesive Toolchain

## Algorithm Development

- C and .M Support
- Algorithm design languages



## System Mapping

- Hardware aware environment
- Easy, iterative design partitioning




## Design Exploration

- Design simulation tools built in
- Analyze tradeoffs in implementations



## System Implementation

- Deploy to hardware
- Prototype with real-world signals



Collaborative Design Team




# Unified Design Flow



Single, Cohesive Toolchain

## Algorithm Development

- C and .M Support
- LabVIEW (G)
- Multirate (SDF)




## System Mapping

- Hardware aware environment
- Easy, iterative design partitioning



## Design Exploration

- Design simulation tools built in
- Analyze tradeoffs in implementations



## System Implementation

- Deploy to hardware with one click
- Prototype with real-world signals




Collaborative Design Team

# Multi-Rate Diagram

Enable high-level streaming Digital Signal Processing (DSP) algorithm implementation in hardware

- Parameterized SDF (Multi-Rate) dataflow
- Side-effect free
- Concurrent execution



Labview University - LabVIEW Communications System Design Suite 'D:\Src\LabVIEW NextGen\R4\Releases\Comms\_2.0'

File Edit Run View Help

Interpolation.gmrd x FPGA Integration.gvi x

Diagram 100% Edit Icon

Labview University.lvproject

- ALVIN Integration.gvi
- FPGA Integration.gvi
- Interpolation.gmrd
- Interpolation\_2.gmrd
- LabVIEW University MRD.pptx
- OFDM Demod.gmrd
- PC Integration.gvi
- Param Interpolation.gmrd
- Ramp.gmrd
- SDF Harness.zip
- SDF Harness Images

Multirate

Input FXP

0.25, 0.5, 0.75, 1


Output FXP

Stream Manipulation


Downsample	Upsample	Distribute Stream	Interleave Stream	Index Stream	Stream Subset
Reverse Stream	Stream Max and Min	Stream to Array	Array to Stream	Parameter To Data	Feedback Node
Select	Mux	Disable Structure	Stream Constant	Stream Array Constant	




# SDF (MRD) Model of Computation




# Example: Linear Interpolation




# Example: Linear Interpolation




# Example: Linear Interpolation



Repetition Count • Execution Time • Initiation Interval




# Example: Linear Interpolation




Repetition Count • Execution Time • Initiation Interval

Node	Repetition Count	Execution Time	Initiation Interval
Stream Constant	1	4	0-40
Feedback Node (For)	1	0	
Subtract	1	1	10-40
Upsample	1	5	20-40
Upsample	1	5	20-40
Multiply	4	1	35-40 (x4)
Add	4	1	35-40 (x4)


# Example: Linear Interpolation




Repetition Count • Execution Time • Initiation Interval



# Example: Linear Interpolation Optimization and Timing




Clump




Schedule

# Example: Parametric Linear Interpolation




Repetition Count • Execution Time • Initiation Interval





# Example: OFDM Transmitter



## 5 MHz, LTE-Like Design

- Symbol Mapping: 4 QAM
- Data/Pilot Structure: 1 Pilot (reference) for every 5 Data Symbols
- Frame Structure: 512 Elements [106 Zeros, 150 Data/Pilot, 1 Zero, 150 Data/Pilot, 105 Zeros]
- Cyclic Prefix Length: 128




# Unified Design Flow



Single, Cohesive Toolchain

## Algorithm Development

- C and .M Support
- Algorithm design languages




## System Mapping

- Hardware aware environment
- Easy, iterative design partitioning



## Design Exploration

- Design simulation tools built in
- Analyze tradeoffs in implementations



## System Implementation


- Deploy to hardware with one click
- Prototype with real-world signals



Collaborative Design Team



# Hardware Aware Design Environment



Interactive, visual representation of the physical system which:

- Enables system discovery and verification of system setup
- Provides hardware documentation and visualization of available resources
- Allows for design partitioning and deployment
- Enables articulation of system architecture




# Unified Design Flow



Single, Cohesive Toolchain

## Algorithm Development

- C and .M Support
- Algorithm design languages




## System Mapping

- Hardware aware environment
- Easy, iterative design partitioning



## Design Exploration

- Design simulation tools built in
- Analyze tradeoffs in implementations




## System Implementation

- Deploy to hardware with one click
- Prototype with real-world signals



Collaborative Design Team

# Design Exploration for FPGA Deployment



Floating point design ➡ Fixpoint design




Performance constraints:

Throughput, latency, resources

Simulation capability

# Design Exploration for FPGA Deployment

Float to Fix Point  
Conversion with a **data-**  
**driven approach**










# Algorithm Design Languages: FPGA


## FPGA



- FPGA IP: Container for preparing graphical dataflow for FPGA
- Can simulate and estimate resources



- Multirate diagram: Algorithmic design language for defining synchronous dataflow – ideal for stitching IP
- Compiler handles buffering and data transfer



- Clock Driven Logic: Low level language for optimizing performance on FPGA






# Unified Design Flow



Single, Cohesive Toolchain

## Algorithm Development

- C and .M Support
- Algorithm design languages




## System Mapping

- Hardware aware environment
- Easy, iterative design partitioning



## Design Exploration

- Design simulation tools built in
- Analyze tradeoffs in implementations



## System Implementation

- Deploy to hardware with one click
- Prototype with real-world signals



Collaborative Design Team




# Unified Design Flow



Single, Cohesive Toolchain

## Algorithm Development

- C and .M Support
- Algorithm design languages



## System Mapping

- Hardware aware environment
- Easy, iterative design partitioning



## Design Exploration

- Design simulation tools built in
- Analyze tradeoffs in implementations




## System Implementation

- Deploy to hardware with one click
- Prototype with real-world signals




Collaborative Design Team

# Access Pattern Optimizations on FPGA



Without  
Access  
Patterns



With  
Access  
Patterns

Stavros Tripakis, Hugo Andrade, Arkadeb Ghosal, Rhishikesh Limaye, Kaushik Ravindran, Guoqiang Gerald Wang, Guang Yang, Jacob Korneup, Ian Wong. "Correct and Non-Defensive Glue Design using Abstract Models". CODES+ISSS '11: Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, ACM, 59-68, October, 2011.

# Graphical System Design

*A Platform-Based Approach for Measurement and Control*

Test



Monitor




Embedded



Control



Mechatronics



NATIONAL INSTRUMENTS

# LabVIEW™



Desktops and  
PC-Based DAQ




PXI and Modular  
Instruments



NI CompactRIO and  
Custom Designs

**GPIB**   
IEEE-488



HI-SPEED  
CERTIFIED **USB**

Open Connectivity  
With Third-Party I/O