Goals for Today

CS194-24 Advanced Operating Systems Structures and Implementation Lecture 11

> TLBs, SLAB allocator File Systems

March 3st, 2014 Prof. John Kubiatowicz http://inst.eecs.berkeley.edu/~cs194-24 • TLBs

· Paging

SLAB allocator

Interactive is important! Ask Questions!

Note: Some slides and/or pictures in the following are adapted from slides ©2013

3/03/14

Kubiatowicz CS194-24 ©UCB Fall 2014

Lec 11.2



Recall: Multi-level Translation: Segments + Pages

• What about a tree of tables?

Lowest level page table⇒memory still allocated with bitmap
 Higher levels often segmented

• Could have any number of levels. Example (top segment):





Recall: How are segments used?

- One set of global segments (GDT) for everyone, different set of local segments (LDT) for every process
- In legacy applications (16-bit mode):
 - Segments provide protection for different components of user programs
 - Separate segments for chunks of code, data, stacks
 - Limited to 64K segments
- Modern use in 32-bit Mode:
 - Segments "flattened", i.e. every segment is 4GB in size
 - One exception: Use of GS (or FS) as a pointer to "Thread Local Storage'
 - » A thread can make accesses to TLS like this: mov eax, gs(0x0)
- Modern use in 64-bit ("long") mode
 - Most segments (SS, CS, DS, ES) have zero base and no length limits
 - Only FS and GS retain their functionality (for use in TLS)

Slightly More than 4GB RAM: PAE mode on x86



PAE with 4K pages

- Physical Address Extension (PAE)
 - Poor-man's large memory extensions
 - More than 4GB physical memory
 - Every process still can have only 32-bit address space
- 3-Level page table
 - 64-bit PTE format
- How do processes use more than 4GB memory?
- OS Support for mapping and unmapping physical memory into virtual address' space
- Application Windowing Extensions (AWE) Kubiatowicz CS194-24 ©UCB Fall 2014

Lec 11.8

What about 64-bit x86-64 ("long mode")?

Inverted Page Table • With all previous examples ("Forward Page Tables") • X86 long mode: 64 bit virtual addresses, 40-52 bits of - Size of page table is at least as large as amount of physical memory virtual memory allocated to processes Canonical "higher half Canonical - Not all 64-bit virtual FFFF8000 00000000 - Physical memory may be much less "higher half Higher half addresses translated » Much of process space may be out on disk or not in use FF800000 00000000 - Virtual Addresses must be Page # Offset Noncanonical Noncanonical "cannonical": top n bits of addresses addresses must be equal 007FFFFF FFFFFFF Lower half » n here might be 48 00007FFF FFFFFFF Canonical Offset Hash "lower half Canonical "lower half » Non-cannonical addresses Table will cause a protection fault • Using PAE scheme with 64-bit PTE can map 48-bits of • Answer: use a hash table virtual memory $(9 \times 4 + 12 = 48)$ - Called an "Inverted Page Table" - Size is independent of virtual address space • As mentioned earlier, segments other than FS/GS - Directly related to amount of physical memory disabled in long mode - Very attractive option for 64-bit address spaces • Cons: Complexity of managing hash changes - Often in hardware! 3/03/14 Kubiatowicz CS194-24 ©UCB Fall 2014 Lec 11.9 3/03/14 Kubiatowicz CS194-24 ©UCB Fall 2014 Lec 11.10

Recall: Caching Concept



- Cache: a repository for copies that can be accessed more quickly than the original
 - Make frequent case fast and infrequent case less dominant
- Caching underlies many of the techniques that are used today to make computers fast
 - Can cache: memory locations, address translations, pages, file blocks, file names, network routes, etc...
- Only good if:
 - Frequent case frequent enough and
 - Infrequent case not too expensive
- Important measure: Average Access time = (Hit Rate x Hit Time) + (Miss Rate x Miss Time)

3/03/14

Lec 11.11

Why does caching matter for Virtual Memory?



- · Cannot afford to translate on every access
 - At least three DRAM accesses per actual DRAM access
 - Or: perhaps I/O if page table partially on disk!
- Even worse: What if we are using caching to make memory access faster than DRAM access???
- Solution? Cache translations!
 - Translation Cache: TLB ("Translation Lookaside Buffer")



TLB organization: include protection

- How big does TLB actually have to be?
 - Usually small: 128-512 entries
 - -Not very big, can support higher associativity
- TLB usually organized as fully-associative cache
 - Lookup is by Virtual Address
 - Returns Physical Address + other info
- What happens when fully-associative is too slow?
 - Put a small (4-16 entry) direct-mapped cache in front - Called a "TLB Slice"
- Example for MIPS R3000:

Virtual Address	Physical Address	Dirty	Ref	Valid	Access	ASID	
0xFA00	0x0003	Y	N	Y	R/W	34	
0x0040	0x0010	N	Y	Y	R	0	
0x0041	0x0011	N	Y	Y	R	0	

3/03/14

```
Kubiatowicz CS194-24 ©UCB Fall 2014
```

Example: R3000 pipeline includes TLB "stages"

MIPS R3000 Pipeline

Inst Fetch		Dcd/ Reg		ALU / E.A		Memory	Write Reg		
TLB I-Cache		he	RF	Operation			WB		
			-	E.A.	TLB	D-Cache			

TLB

64 entry, on-chip, fully associative, software TLB fault handler

Virtual Address Space



Reducing translation time further

• As described, TLB lookup is in serial with cache lookup:



Machines with TLBs go one step further: they overlap TLB lookup with cache access.

- Works because offset available early



Lec 11,17



Out-of-Order execution: Data TLB (DTLB)



- Simultaneous 256-bit Multiply and Add
- Can have 3 regular integer ops/cycle

Use of Mapping as a Cache: Demand Paging

- Modern programs require a lot of physical memory
 Memory per system growing faster than 25%-30%/year
- But they don't use all their memory all of the time
 - 90-10 rule: programs spend 90% of their time in 10% of their code
 - Wasteful to require all of user's code to be in memory
- Solution: use main memory as cache for disk





Implementing LRU



- Timestamp page on each reference
- Keep list of pages ordered by time of reference
- Too expensive to implement in reality for many reasons
- Clock Algorithm: Arrange physical pages in circle with single clock hand
 - Approximate LRU (approx to approx to MIN)
- Replace an old page, not the oldest page
- Details:
 - Hardware "use" bit per physical page:
 - » Hardware sets use bit on each reference
 - » If use bit isn't set, means not referenced in a long time
 - » Nachos hardware sets use bit in the TLB; you have to copy this back to page table when TLB entry gets replaced
 - On page fault:
 - » Advance clock hand (not real time)
 - » Check use bit: 1→used recently; clear and leave alone 0→selected candidate for replacement
 - Will always find a page or loop forever?
 - » Even if all use bits set, will eventually loop around⇒FIFO

3/03/14

Kubiatowicz CS194-24 ©UCB Fall 2014



Clock Algorithm: Not Recently Used

- Crude partitioning of pages into two groups: young and old
- Why not partition into more than 2 groups?

3/03/14

3/03/14

Kubiatowicz CS194-24 ©UCB Fall 2014

Lec 11.30

Nth Chance version of Clock Algorithm

- Nth chance algorithm: Give page N chances
 - OS keeps counter per page: # sweeps
 - On page fault, OS checks use bit:
 - » 1⇒clear use and also clear counter (used in last sweep)
 » 0⇒increment counter; if count=N, replace page
 - Means that clock hand has to sweep by N times without page being used before page is replaced
- How do we pick N?
 - Why pick large N? Better approx to LRU
 » If N ~ 1K, really good approximation
 - Why pick small N? More efficient » Otherwise might have to look a long way to find free page
- What about dirty pages?
 - Takes extra overhead to replace a dirty page, so give dirty pages an extra chance before replacing?
 - Common approach:
 - » Clean pages, use N=1
 - » Dirty pages, use N=2 (and write back to disk when N=1)

Clock Algorithms: Details

- Which bits of a PTE entry are useful to us?
 - Use: Set when page is referenced; cleared by clock algorithm
 - Modified: set when page is modified, cleared when page written to disk
 - Valid: ok for program to reference this page
 - Read-only: ok for program to read page, but not modify » For example for catching modifications to code pages!
- Do we really need hardware-supported "modified" bit?
 - No. Can emulate it (BSD Unix) using read-only bit
 - » Initially, mark all pages as read-only, even data pages
 - » On write, trap to OS. OS sets software "modified" bit, and marks page as read-write.
 - » Whenever page comes back in from disk, mark read-only

Clock Algorithms Details (continued) Second-Chance List Algorithm (VAX/VMS) • Do we really need a hardware-supported "use" bit? LRU victim Jert low - No. Can emulate it similar to above: Directly Second Mapped Pages Chance List » Mark all pages as invalid, even if in memory » On read to invalid page, trap to OS Marked: RW Marked: Invalid » OS sets use bit, and marks page read-only List: FIFO List: LRU - Get modified bit in same way as previous: New » On write, trap to OS (either invalid or read-only) New Page-in Active SC » Set use and modified bits, mark page read-write From disk Pages • Split memory in two: Active list (RW), SC list (Invalid) - When clock hand passes by, reset use and modified bits and mark page as invalid again • Access pages in Active list at full speed • Remember, however, that clock is just an • Otherwise, Page Fault approximation of LRU - Always move overflow page from end of Active list to - Can we do a better approximation, given that we have front of Second-chance list (SC) and mark invalid to take page faults on some reads and writes to collect - Desired Page On SC List: move to front of Active list. use information? mark RW - Need to identify an old page, not oldest page! - Not on SC list: page in to front of Active list, mark RW; page out LRU victim at end of SC list - Answer: second chance list 3/03/14 Kubiatowicz CS194-24 ©UCB Fall 2014 Lec 11.33 3/03/14 Kubiatowicz CS194-24 ©UCB Fall 2014 Lec 11.34

Second-Chance List Algorithm (con't)

• How many pages for second chance list?

- If $0 \Rightarrow$ FIFO

- If all \Rightarrow LRU, but page fault on every page reference
- Pick intermediate value. Result is:
 - Pro: Few disk accesses (page only goes to disk if unused for a long time)
 - Con: Increased overhead trapping to OS (software / hardware tradeoff)
- With page translation, we can adapt to any kind of access the program makes
 - Later, we will show how to use page translation / protection to share memory between threads on widely separated machines
- Question: why didn't VAX include "use" bit?
 - Strecker (architect) asked OS people, they said they didn't need it, so didn't implement it
 - He later got blamed, but VAX did OK anyway



Summary: Examples of how to exploit a PTE

• How do we use the PTE? - Invalid PTE can imply different things: » Region of address space is actually invalid or » Page/directory is just somewhere else than memory - Validity checked first » OS can use other (say) 31 bits for location info • Usage Example: Demand Paging - Keep only active pages in memory - Place others on disk and mark their PTEs invalid • Usaae Example: Copy on Write - UNIX fork gives *copy* of parent address space to child » Address spaces disconnected after child created - How to do this cheaply? » Make copy of parent's page tables (point at same memory) » Mark entries in both sets of page tables as read-only » Page fault on write creates two copies • Usage Example: Zero Fill On Demand - New data pages must carry no information (say be zeroed) - Mark PTEs as invalid; page fault on use gets zeroed page - Often, OS creates zeroed pages in background

3/03/14

Kubiatowicz CS194-24 ©UCB Fall 2014

Reverse Page Mapping (Sometimes called "Coremap")

- Physical page frames often shared by many different address spaces/page tables
 - All children forked from given process
 - Shared memory pages between processes
- Whatever reverse mapping mechanism that is in place must be very fast
 - Must hunt down all page tables pointing at given page frame when freeing a page
 - Must hunt down all PTEs when seeing if pages "active"
- Implementation options:
 - For every page descriptor, keep linked list of page table entries that point to it
 - » Management nightmare expensive
 - Linux 2.6: Object-based reverse mapping
 - » Link together memory region descriptors instead (much coarser granularity)

```
3/03/14
```

Kubiatowicz CS194-24 ©UCB Fall 2014

Lec 11.38

Linux Memory Details?

- Memory management in Linux considerably more complex that the previous indications
- Memory Zones: physical memory categories
 - ZONE_DMA: < 16MB memory, DMAable on ISA bus
 - ZONE_NORMAL: 16MB \Rightarrow 896MB (mapped at 0xC000000)
 - ZONE HIGHMEM: Everything else (> 896MB)
- Each zone has 1 freelist, 2 LRU lists (Active/Inactive)
- Many different types of allocation
 - SLAB allocators, per-page allocators, mapped/unmapped
- Many different types of allocated memory:
 - Anonymous memory (not backed by a file, heap/stack)
 - Mapped memory (backed by a file)
- Allocation priorities
 - Is blocking allowed/etc

Recall: Linux Virtual memory map



3/03/14

Lec 11.39

Lec 11.37

3/03/14

Virtual Map (Details)

- Kernel memory not generally visible to user
 - Exception: special VDSO facility that maps kernel code into user space to aid in system calls (and to provide certain actual system calls such as gettimeofday().
- Every physical page described by a "page" structure
 - Collected together in lower physical memory
 - Can be accessed in kernel virtual space
 - Linked together in various "LRU" lists
- For 32-bit virtual memory architectures:
 - When physical memory < 896MB
 - » All physical memory mapped at 0xC0000000
 - When physical memory >= 896MB
 - » Not all physical memory mapped in kernel space all the time
 - » Can be temporarily mapped with addresses > 0xCC000000

Allocation flags

cannot sleep

initiate disk I/O.

- For 64-bit virtual memory architectures:
 - All physical memory mapped above 0xFFFF80000000000

3/03/14	Kubiatowicz	CS194-24	©

Possible allocation type flags:

- GFP ATOMIC:

- GFP NOWAIT:

- GFP NOIO:

- GFP_NOFS:

- GFP USER:

- GFP_DMA

- GFP HIGHMEM:

- GFP KERNEL:

wicz CS194-24 ©UCB Fall 2014

Allocation high-priority and must never sleep. Use in interrupt handlers, top

Like GFP_ATOMIC, except call will

not fall back on emergency memory

Allocation can block but must not

This should be default choice

Normal allocation for processes

combination with a previous flag

Allocation from ZONE HIGHMEM

Allocation from ZONE DMA. Use in

pools. Increases likely hood of failure

Can block, and can initiate disk I/O, but will not initiate filesystem ops.

Normal allocation, might block. Use in process context when safe to sleep.

halves, while holding locks, or other times

Lec 11,41

```
Internal Interfaces: Allocating Memory
```

• One mechanism for requesting pages: everything else on top of this mechanism: - Allocate contiguous group of pages of size 2^{order} bytes given the specified mask: struct page * alloc_pages(gfp_t gfp_mask, unsigned int order) - Allocate one page: struct page * alloc_page(gfp_t gfp_mask) - Convert page to logical address (assuming mapped): void * page address(struct page *page) Also routines for freeing pages · Zone allocator uses "buddy" allocator that trys to keep memory unfragmented • Allocation routines pick from proper zone, given flags 3/03/14 Kubiatowicz CS194-24 ©UCB Fall 2014 Lec 11.42 Page Frame Reclaiming Algorithm (PFRA) Several entrypoints: - Low on Memory Reclaiming: The kernel detects a "low on memory" condition - Hibernation reclaiming: The kernel must free memory because it is entering in the suspend-to-disk state - Periodic reclaiming: A kernel thread is activated periodically to perform memory reclaiming, if necessary Low on Memory reclaiming: - Start flushing out dirty pages to disk - Start looping over all memory nodes in the system » try to free pages() » shrink slab() » pdflush kenel thread writing out dirty pages Periodic reclaimina: - Kswapd kernel threads: checks if number of free page frames in some zone has fallen below pages high watermark - Each zone keeps two LRU lists: Active and Inactive » Each page has a last-chance algorithm with 2 count » Active page lists moved to inactive list when they have been idle for' two cycles through the list » Pages reclaimed from Inactive list

3/	03	/14

SLAB Allocator

- Replacement for free-lists that are hand-coded by users
 - Consolidation of all of this code under kernel control
 - Efficient when objects allocated and freed frequently



- Objects segregated into "caches"
 - Each cache stores different type of object
 - Data inside cache divided into "slabs", which are continuous groups of pages (often only 1 page)
 - Key idea: avoid memory fragmentation

```
3/03/14
```

Kubiatowicz CS194-24 ©UCB Fall 2014

SLAB Allocator Details

- Based on algorithm first introduced for SunOS
 - Observation: amount of time required to initialize a regular object in the kernel exceeds the amount of time required to allocate and deallocate it
 - Resolves around object caching » Allocate once, keep reusing objects
- Avoids memory fragmentation:
 - Caching of similarly sized objects, avoid fragmentation
 - Similar to custom freelist per object
- Reuse of allocation
 - When new object first allocated, constructor runs
 - On subsequent free/reallocation, constructor does not need to be reexecuted

```
3/03/14
```

Kubiatowicz CS194-24 ©UCB Fall 2014

Lec 11.46

SLAB Allocator: Cache Construction

 Creation of new Caches: struct kmem cache * kem cache create(const char *name, size t size, size t align, unsigned long flags,

- name: name of cache
- size: size of each element in the cache
- align: alignment for each object (often 0)
- flags: possible flags about allocation
 - » SLAB HWCACHE ALIGN: Align objects to cache lines
 - » SLAB POISON: Fill slabs to known value (0xa5a5a5a5) in order to catch use of uninitialized memory
 - » SLAB RED ZONE: Insert empty zones around objects to help detect buffer overruns
 - » SLAB_PANIC: Allocation layer panics if allocation fails
 - » SLAB_CACHE_DMA: Allocations from DMA-able memory
 - » SLAB_NOTRACK: don't track uninitialized memory

SLAB Allocator: Cache Use

• Example:

Lec 11,45

void (*ctor)(void *));

task_struct_cachep = kmem_cache_create("task_struct", sizeof(struct task struct), ARCH MIN TASKALIGN, SLAB PANIC | SLAB NOTRACK, NULL):

Use of example:

struct task struct *tsk;

tsk = kmem_cache_alloc(task_struct_cachep, GFP_KERNEL); if (!tsk) return NULL;

kmem free(task struct cachep,tsk);

SLAB Allocator Details (Con't)

- Caches can be later destroyed with: int kmem_cache_destroy(struct kmem_cache *cachep);
 - Assuming that all objects freed
 - No one ever tries to use cache again
- All caches kept in global list
 - Including global caches set up with objects of powers of 2 from 2^5 to 2^{17}
 - General kernel allocation (kmalloc/kfree) uses least-fit for requested cache size
- Reclamation of memory
 - Caches keep sorted list of empty, partial, and full slabs » Easy to manage - slab metadata contains reference count
 - » Objects within slabs linked together
 - Ask individual caches for full slabs for reclamation

```
3/03/14
```

Kubiatowicz CS194-24 ©UCB Fall 2014

Lec 11.49

Recall: Kmalloc/Kfree: The "easy interface" to memory

- Simplest kernel interface to manage memory: kmalloc()/kfree()
 - Allocate chunk of memory in kernel's address space (will be physically contiguous and virtually contiguous):

void * kmalloc(size_t size, gfp_t flags);

- Example usage:

- Free memory: void kfree(const void *ptr);
- Important restrictions!
 - » Must call with memory previously allocated through kmalloc() interface!!!
 - » Must not free memory twice!

3/03/14

Kubiatowicz CS194-24 ©UCB Fall 2014

Lec 11.50

Alternatives for allocation

,	According	to Robe	ert Love	, "SLAB"	has	become	a	name
	for any all	ocator	with a s	imilar AP	Ί			

- Kinda like "Kleenex" has become a generic noun
- A number of options in the kernel for object allocation:
 - SLAB: original allocator based on Bonwick's paper from SunOS
 - SLUB: Newer allocator with same interface but better use of metadata (Default since Linux 2.6.23)
 - » Keeps SLAB metadata in the page data structure (for pages that happen to be in kernel caches)
 - » Debugging options compiled in by default, just need to be enabled
 - SLOB: low-memory footprint allocator for embedded systems

Summary (1/2)



Summary (2/2)

• PTE: Page Table Entries

- Includes physical page number

- Control info (valid bit, writeable, dirty, user, etc)
- A cache of translations called a "Translation Lookaside Buffer" (TLB)
 - Relatively small number of entries (< 512)
 - Fully Associative (Since conflict misses expensive)
 - TLB entries contain PTE and optional process ID
- \cdot On TLB miss, page table must be traversed
 - If located PTE is invalid, cause Page Fault
- \cdot On context switch/change in page table
 - TLB entries must be invalidated somehow
- TLB is logically in front of cache
 - Thus, needs to be overlapped with cache access to be really fast

3/03/14

Kubiatowicz CS194-24 ©UCB Fall 2014