


## Flash-memory-based TPM 2.0 device for industrial applications with an SPI interface



### Features

#### TPM features

- Flash-memory-based Trusted Platform Module (TPM)
- TPM 2.0 compliant with Trusted Computing Group (TCG) Trusted Platform Module (TPM) Library specifications 2.0, Level 0, Revision 138 and TCG PC Client Specific TPM Platform Specifications 1.03
- Fault-tolerant firmware loader that keeps the TPM fully functional when the loading process is interrupted (self-recovery)
- SP800-193 compliant for protection, detection and recovery requirements
- Targeted certifications:
  - CC according to TPM 2.0 PP at EAL4+
  - FIPS 140-2 level 2
  - (physical security level 3)
- SPI support at up to 18 MHz
- Support for hardware physical presence

#### Hardware features

- Arm® SecurCore® SC300™ 32-bit RISC core
- Highly reliable Flash memory technology:
  - 500 000 cycles on the full temperature range
  - Data retention: 17 years at 85 °C and 10 years at 105 °C
- ESD (electrostatic discharge) protection against voltages greater than 4 kV (HBM)
- 1.8 V, 3.3 V or 5 V supply voltage range
- Industrial qualification (JEDEC)
- Wafer-level chip-scale package (WLCSP) JEDEC J-STD-020D-compliant MSL1 package

#### Security features

- Active shield and environmental sensors
- Monitoring of environmental parameters (power and clock)
- Hardware and software protection against fault injection
- SP800-90A-compliant deterministic random bit generator (DRBG) built with an AIS-31 class PTG2-compliant true random generator (TRNG)

Product status link

[ST33GTPMISPI](#)

- Cryptographic algorithms:
  - RSA key generation (1024 or 2048 bits)
  - RSA signature (RSASSA-PSS, RSASSA-PKCS1v1\_5)
  - RSA encryption (RSAES-OAEP, RSAESPKCS1-v1\_5)
  - SHA-1, SHA-2 (256 and 384 bits), SHA-3 (256 and 384 bits)
  - HMAC SHA-1, SHA-2 and SHA-3
  - AES-128, 192 and 256 bits
  - TDES 192 bits
  - ECC (NIST P-256, P-384 curves): key generation, ECDH and ECDSA, ECSchnorr
  - ECDAA (BN-256 curve)
  - Device provided with 3 endorsement keys (EK) and EK certificates (RSA2048, ECC NIST P\_256 and ECC NIST P\_384)
  - Device provisioned with 3 RSA key pairs to reduce the TPM provisioning time

#### **Product compliance**

- Compliant with TCG test suite for TPM 2.0
- Common Criteria certifications:
  - EAL 4+ on TCG TPM2.0 protection profile
  - EAL 5+ on hardware
- Targets FIPS 140-2 level 2 certification (physical security level 3)

## 1 Description

The **ST33GTPMISPI** is a cost-effective and high-performance trusted platform module (TPM) targeting industrial embedded systems.

The product implements the functions defined by the Trusted Computing Group ([www.trustedcomputinggroup.org](http://www.trustedcomputinggroup.org)) in the TCG Trusted Platform Module Library Specifications version 2.0 Level 0 Revision 138 ([[TPM 2.0 P1 r138](#)], [[TPM 2.0 P2 r138](#)], [[TPM 2.0 P3 r138](#)], [[TPM 2.0 P4 r138](#)]) and errata version 1.4 [[TPM 2.0 rev138 Err 1.4](#)]. It is also based on the TCG PC client-specific TPM Platform specifications rev1.03 [[PTP 2.0 r1.03](#)]. The applicable protection profile is *TCG Protection Profile for PC Client Specific TPM 2.0* ([[TPM 2.0 PP](#)]).

The product also supports the ability to upgrade the TPM firmware thanks to a persistent Flash memory loader application to support new standard evolutions.

### 1.1 Security certifications

This product is CC certified according to TPM 2.0 PP at EAL4+.

### 1.2 Hardware features

The **ST33GTPMISPI** is based on a smartcard-class secure MCU that incorporates the most recent generation of Arm® processors for embedded secure systems. Its SecurCore® SC300™ 32-bit RISC core is built on the Cortex®-M3 core with additional security features to help to protect against advanced forms of attack.

The **ST33GTPMISPI** offers a fast slave serial peripheral interface (SPI) supported by an embedded communication engine compliant with TCG PC client TPM Profile 1.03 [[PTP 2.0 r1.03](#)].

The product features hardware accelerators for advanced cryptographic functions. The AES peripheral provides a secure AES (Advanced Encryption Standard) algorithm implementation, while the NESCRYPT cryptoprocessor efficiently supports public-key algorithms.

The **ST33GTPMISPI** comes in the WLCSP11 ECOPACK-compliant package. ECOPACK is an ST trademark.

*Note:* Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm



## 2 Pin and signal descriptions

The figure below gives the pinout of the WLCSP11 package in which the devices are delivered. The table describes the associated signals.

Figure 1. WLCSP11 pinout (top view)




Table 1. Pin descriptions

Signal	Type	Description
GPIO_PP	Input	<b>Physical Presence</b> , active high, internal pull-down. Used to indicate Physical Presence to the TPM device. The GPIO function could be modified by activating the GPIOs mapped with the NV storage index feature.
VPS	Input	<b>Power supply</b> . This pin must be connected to 1.8 V or 3.3 V DC power rail supplied by the motherboard.
GND	Input	GND has to be connected to the main motherboard ground.
$\overline{\text{SPI\_RST}}$	Input	<b>SPI Reset</b> active low, used to re-initialize the device. Must not be unconnected. External pull-up required if the pin cannot be driven.
SPI_MISO	Output	<b>SPI Master Input, Slave Output</b> (output from slave)
SPI_MOSI	Input	<b>SPI Master Output, Slave Input</b> (output from master)
SPI_CLK	Input	<b>SPI Serial Clock</b> (output from master)
$\overline{\text{SPI\_CS}}$	Input	<b>SPI Chip (or Slave) Select</b> , internal pull-up (active low; output from master)
$\overline{\text{SPI\_PIRQ}}$	Output	<b>SPI IRQ</b> active low, open drain, used by the TPM to generate an interrupt.
NiC	-	<b>Not internally connected</b> : not connected to the die. May be left unconnected but no impact on the TPM device if connected.
GPIO_LP	-	By default: Used for activation and deactivation of the TPM Standby mode (TPMLowPowerByGpio). The GPIO function could be modified by activating the GPIOs mapped with the NV storage index feature.


### 3 Integration guidance

#### 3.1 Typical hardware implementation

The Physical Presence (PP) pin should be connected if platform implementation (at boot level) uses a hardware physical presence function.

The figure below shows the hardware implementation for the WLCSP11 package.


**Figure 2. Typical hardware implementation (WLCSP11 package)**



### 3.2 Power supply filtering

The power supply of the circuit must be filtered using the circuit shown in the figure below.

**Figure 3. Mandatory filtering capacitors on V<sub>PS</sub>**



1. 10 µF and 100 nF are recommended values. The minimum required capacitor value is 2.1 µF (2 µF in parallel with 100 nF).

**Table 2. Maximum V<sub>PS</sub> rising slope**

Symbol	Parameter	Value	Unit
S <sub>VPS</sub>	Maximum V <sub>PS</sub> rising slope	5	V/µs


## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 4.1 WLCSP11 package information

WLCSP11 stands for 2.549 × 2.745 mm 11-bump wafer-level chip-scale package.

**Figure 4. WLCSP11 – package outline**



1. Dimensions and tolerance as per ASME Y 14.5M - 1994.
2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.
3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.
4. Bump position designation per JESD 95-1, SPP-010.

**Table 3. WLCSP11 - package mechanical data**

Symbol	Millimeters			Inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	-	-	0.600	-	-	0.0236
A1	-	0.190	-	-	0.0075	-
A2	-	-	0.395	-	-	0.0156
b	-	0.270	-	-	0.0106	-
D	-	2.549	2.579	-	0.1004	0.1015
E	-	2.745	2.775	-	0.1081	0.1092
e	-	0.650	-	-	0.0256	-
e1	-	1.950	-	-	0.0768	-
e2	-	1.300	-	-	0.0512	-
F	-	0.398	-	-	0.0157	-
G	-	0.625	-	-	0.02446	-
N <sup>(2)</sup>	-	11	-	-	11	-
aaa	-	0.110	-	-	0.0043	-
bbb	-	0.110	-	-	0.0043	-
ccc	-	0.110	-	-	0.0043	-
ddd	-	0.060	-	-	0.0024	-
eee	-	0.060	-	-	0.0024	-

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. N is the total number of terminals.

## 4.2 PCB design and reflow recommendations

The recommendations provided in this section apply to the WLCSP package only and must be considered as development guidance for PCB designer. It is linked to ST's package development and qualification procedure; as a result it must be fine-tuned and adapted according to customer process.



Figure 5. PCB landing pattern





Table 4. PCB design parameters

Parameter	Value
Solder pad width	230 $\mu\text{m}$
Solder mask opening	345 $\mu\text{m}$
Solder mask thickness	25 $\mu\text{m}$
Copper trace thickness	30 $\mu\text{m}$
Copper trace width	80 $\mu\text{m}$

This package is compliant with the IPC/JEDEC J-STD-020D specifications.

The ST WLCSP is ECOPACK compliant: In order to meet environmental requirements, ST offers ECOPACK packages. These packages have a lead-free second-level interconnect. The category of second-level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at [www.st.com](http://www.st.com).

**Figure 6. Reflow soldering temperature profile**



The previous figure shows the reflow soldering temperature profile (°C versus time) and the table below provides the critical reflow parameters (typical values).

**Table 5. Critical reflow parameters**

Parameter	Value (typical)
Process step Lead-free solder: Ramp rate	3 °C/s
Pre-heat	150 °C to 180 °C, 60 to 180 seconds
Time above liquidus (TAL)	220 °C, 30 to 90 seconds
Peak temperature	255 °C ±5 °C
Time within 5 °C of peak temperature	10 to 20 seconds
Ramp-down rate	6 °C/s maximum

### 4.3 WLCSP tape and reel packing

Surface-mount packages can be supplied with tape and reel packing.

Reels are in plastic, either antistatic or conductive, with a black conductive cavity tape. The cover tape is transparent antistatic or conductive.

The devices are positioned in the cavities with the identifying pin (normally Pin "A1") on the same side as the sprocket holes in the tape.

The STMicroelectronics tape and reel specifications are compliant to the EIA 481-A standard specification.

**Table 6. WLCSPs on tape and reel**

Package	Quantity per reel
11-bump, wafer-level chip-scale package (WLCSP)	5000

Figure 7. WLCSP11 reel diagram





Table 7. WLCSP11 reel dimensions

All dimensions except for the reel diameter are in millimeters.


Reel diameter	A	B	C	D	N	W1 <sup>(1)</sup> W1	W2W1
13 inches	330 (typ.)	2.2 (±0.5)	13 (±0.25)	20.2 (min.)	4 inches	12.4 (+2, -0)	18.4 (max.)

1. Measured at hub.

Figure 8. WLCSP11 leader and trailer



**Figure 9. Embossed carrier tape for WLCSP11**



1. Cumulative tolerance of the sprocket hole pitch is  $\pm 0.2$ .
2. Pocket position relative to sprocket hole measured as the true position of the pocket, not the pocket hole.
3.  $A_o$  and  $B_o$  are measured on a plane at a distance  $R$  above the bottom of the pocket.
4. Drawing is not to scale.
5. Dimensions are in millimeters.


**Table 8. Carrier tape dimensions for WLCSP11**

D0	D1	E	F	m (max)	Ko	Ao	Bo	P0	P1	P2	W
1.50 +0.1/-0.0	1.00 +0.1/-0.0	1.75 $\pm 0.10$	5.50 $\pm 0.05$	$\leq 0.25$	0.72 $\pm 0.05$	2.71 $\pm 0.05$	2.91 $\pm 0.05$	4.00 $\pm 0.1$	8.00 $\pm 0.1$	2.00 $\pm 0.05$	12.00 +0.3/-0.1

## 5 Package marking information

Parts marked as E or ES (for engineering sample) are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

**Figure 10. WLCSP11 standard marking example**



Legend:

A: Marking area – 8 digits

B: Marking area – 8 digits

C: BE sequence

D: Assembly year

E: Assembly week

F: Assembly plant

G: Dot<sup>(1)</sup>

H: Marking area – 5 digits

1. The dot on the back side indicates the A1 ball location.

## 6 Ordering information

**Table 9.** Ordering information for products supporting firmware 0x00 0x03 0x01 0x01 (0x0003.0x0101) (3.257) preloaded in factory

Ordering code	Firmware version	Operating temperature range	Maximum SPI clock frequency	Package	A marking area	B marking area
ST33GTPMIWLFZE4	0x00 0x03 0x01 0x01 (0x0003 0x0101) (3.257)	-40 °C to +105 °C	18 MHz	WLCSP11	GTPMISPI	FZE4

## **7 Support and information**

---

Additional information regarding ST TPM devices can be obtained from the [www.st.com](http://www.st.com) website.  
For any specific support information you can contact STMicroelectronics through the following e-mail:  
*TPMsupport@list.st.com*.

## Appendix A Terms and abbreviations

**Table 10. List of abbreviations**

Term	Meaning
AES	Advanced Encryption Standard
CA	Certificate authority
CC	Common Criteria
DRBG	Deterministic random-bit generator
DAM	Dictionary attack mitigation mechanism
Data byte	Byte from the TPM command or answer or register value.
DES	Data Encryption Standard
EC	Elliptic curve
ECDAA	Elliptic curve direct anonymous attestation (algorithm)
ECDH	Elliptic curve Diffie–Hellman
EK	Endorsement key
FIPS	Federal Information Processing Standard
GPIO	General-purpose I/O
HMAC	Keyed-Hashing for message authentication
HSM	Hardware security module
NIST	National Institute of Standards and Technology
NV	Non-volatile (memory)
OEM	Original equipment manufacturer
OIAP	Object-independent authorization protocol
OSAP	Object-specific authorization protocol
PCR	Platform Configuration Register
RSA	Rivest Shamir Adelman
RTM	Root of trust for measurement
RTR	Root of trust for reporting
SHA	Secure Hash algorithm
SPI	Serial Peripheral Interface
SRK	Storage root key
TCG	Trusted Computed Group
TIS	TPM interface specification
TPM	Trusted Platform Module
TRNG	True random-number generator
TPME	TPM manufacturer
Transaction bytes	All bytes from a TPM command or TPM answer.
TSS	TPM software stack



## Appendix B Referenced documents

The following materials are to be used in conjunction with this document, or are referenced in it.

[TPM 2.0 P1 r138]	TPM Library, Part 1, Architecture, Family 2.0, rev 1.38, TCG
[TPM 2.0 P2 r138]	TPM Library, Part 2, Structures, Family 2.0, rev 1.38, TCG
[TPM 2.0 P3 r138]	TPM Library, Part 3, Commands, Family 2.0, rev 1.38, TCG
[TPM 2.0 P4 r138]	TPM Library, Part 4, Supporting routines, Family 2.0, rev 1.38, TCG
[TPM 2.0 rev138 Err 1.4]	TPM Library, Family 2.0, rev 1.38, Errata 1.4, January 8, 2018, TCG.
[PTP 2.0 r1.03]	TCG PC Client Specific Platform TPM Specification (PTP) - Version 2.0 Revision 1.03
[PKCS#1]	PKCS#1: v2.1 RSA Cryptography Standard, RSA Laboratories
[AN2639]	Application note, Soldering recommendations and package information for Lead-free ECOPACK® microcontrollers, STMicroelectronics
[TPM 2.0 PP]	Protection Profile PC Client Specific TPM, Family 2.0 Level 0 revision 1.38 (1.1), TCG.

## Revision history

**Table 11. Document revision history**

Date	Version	Changes
07-Sep-2020	1	Initial release.

## Contents

<b>1</b>	<b>Description</b> .....	<b>3</b>
1.1	Security certifications .....	3
1.2	Hardware features .....	3
<b>2</b>	<b>Pin and signal description</b> .....	<b>4</b>
<b>3</b>	<b>Integration guidance</b> .....	<b>5</b>
3.1	Typical hardware implementation .....	5
3.2	Power supply filtering .....	6
<b>4</b>	<b>Package information</b> .....	<b>7</b>
4.1	WLCSP11 package information .....	7
4.2	PCB design and reflow recommendations .....	8
4.3	WLCSP tape and reel packing .....	10
<b>5</b>	<b>Package marking information</b> .....	<b>13</b>
<b>6</b>	<b>Ordering information</b> .....	<b>14</b>
<b>7</b>	<b>Support and information</b> .....	<b>15</b>
<b>Appendix A</b>	<b>Terms and abbreviations</b> .....	<b>16</b>
<b>Appendix B</b>	<b>Referenced documents</b> .....	<b>17</b>
	<b>Revision history</b> .....	<b>18</b>
	<b>Contents</b> .....	<b>19</b>
	<b>List of tables</b> .....	<b>20</b>
	<b>List of figures</b> .....	<b>21</b>

## List of tables

<b>Table 1.</b>	Pin descriptions . . . . .	4
<b>Table 2.</b>	Maximum $V_{PS}$ rising slope . . . . .	6
<b>Table 3.</b>	WLCSP11 - package mechanical data . . . . .	8
<b>Table 4.</b>	PCB design parameters . . . . .	9
<b>Table 5.</b>	Critical reflow parameters . . . . .	10
<b>Table 6.</b>	WLCSPs on tape and reel . . . . .	10
<b>Table 7.</b>	WLCSP11 reel dimensions . . . . .	11
<b>Table 8.</b>	Carrier tape dimensions for WLCSP11 . . . . .	12
<b>Table 9.</b>	Ordering information for products supporting firmware 0x00 0x03 0x01 0x01 (0x0003.0x0101) (3.257) preloaded in factory . . . . .	14
<b>Table 10.</b>	List of abbreviations . . . . .	16
<b>Table 11.</b>	Document revision history . . . . .	18

## List of figures

Figure 1.	WLCSP11 pinout (top view) . . . . .	4
Figure 2.	Typical hardware implementation (WLCSP11 package) . . . . .	5
Figure 3.	Mandatory filtering capacitors on $V_{PS}$ . . . . .	6
Figure 4.	WLCSP11 – package outline . . . . .	7
Figure 5.	PCB landing pattern . . . . .	9
Figure 6.	Reflow soldering temperature profile . . . . .	10
Figure 7.	WLCSP11 reel diagram . . . . .	11
Figure 8.	WLCSP11 leader and trailer . . . . .	11
Figure 9.	Embossed carrier tape for WLCSP11. . . . .	12
Figure 10.	WLCSP11 standard marking example . . . . .	13

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved