Decoders and Encoders ELCTEC-131

6°



Basic Decoder

- Decoder: A digital circuit designed to detect the presence of a particular digital state.
- Can have one output or multiple outputs.



Example:

 2-Input NAND Gate detects the presence of 'II' on the inputs to generate a '0' output.

Single-Gate Decoders


- Uses single gates (AND/NAND) and some Inverters.
- Example: 4-Input AND detects 'IIII' on the inputs to generate a 'I' output.




Inputs

• Inputs are labeled D_3 , D_2 , D_1 , and D_0 , with D_3 the MSB (most significant bit) and D_0 the LSB (least significant bit).





a. Active-HIGH indication



b. Active-LOW indication

Single-Gate Examples

 If the inputs to a 4-Input NAND are given as D₁, D₂, D₃, D₄, then the NAND detects the code 0001. The output is a 0 when the code 0001 is detected.


 This type of decoder is used in Address Decoding for a PC System Board.

Multiple Output Decoders

Decoder circuit with *n* inputs can activate
 m = 2ⁿ load circuits.


- Called a *n*-line-to-*m*-line decoder, such as a 2-to-4 or a 3-to-8 decoder.
- Usually has an active low enable G that enables the decoder outputs.

Truth Table for a 3-to-8 Decoder





3-to-8 Decoder





Simulation

- Simulation: The verification of a digital design using a timing diagram before programming the design in a CPLD.
- Used to check the Output Response of a design to an Input Stimulus using a timing diagram.



Simulation

	lation Wavefor	200	_					_	_	_	_			_	_	_	_	_				_	_	_	_	_		-	_	-	_	_	
Master Time Bar		0 pt		Pointer:			1.0 us		11	Interval			1.0 ut				Start					End											
		Val.	0 po		10.	24 us		20.4	8 us		30.7	2 ut		40.9	6 ui		5	124	¢. [Ę	1.4	ur		71.8	58 u	L.	8	1.92	ut :		92.1	6 un	
	Name	0 ps	p4			÷																						-					
	nG	BO		Ŧ	Τ		T		TE	1		T	1			T	Г	T.			T	T	t						T	Ē		T	Ŧ
1	■ D[1.0]	B 00	(O	X	(<u>1</u>)	(10	χT	CX	00			10	(TT		00	XŪ	E)	đ	ĒX.	11	XÌ		101	Х	10	X		00	X	ġ1	XI	D	T
1	YO	81						ſ		1				5		1			-			-							(4.) (4.)		125		
0	Y1	80		Г	1					T	Π					Л													Τ	Ε			
0	Y2	80				TT.	1				П		1																		1.5		
0	Y3	80					-						-			T			1		1		1						T	177			T



 Use select signal assignment statements constructs or conditional signal assignment statements constructs.

2-to-4 Decoder VHDL Entity

• Using a select signal assignment statement:

LIBRARY ieee; USE ieee.std_logic_II64.ALL; ENTITY decode3 IS PORT(

d : IN STD_LOGIC_VECTOR (I downto 0);

y : OUT STD_LOGIC_VECTOR (3 downto 0)); END decode3;

Selected Signal Entity

 In the previous slide, the Entity used a STD LOGIC Array for Inputs and Outputs.

• The Y : OUT STD_LOGIC_VECTOR(3 downto 0) is equal to Y_3 , Y_2 , Y_1 , Y_0 .



Data Type

 The STD_LOGIC Data Type is similar to BIT but has added state values such as Z, X, H, and L instead of just 0 and 1.

Selected Signal Assignments

• Uses a VHDL Architecture construct called WITH SELECT.

• Format is:

- WITH (signal input(s)) SELECT.
- Signal input states are used to define the output state changes.

2-to-4 Decoder VHDL Architecture

ARCHITECTURE decoder OF decode3 IS BEGIN WITH d SELECT y <= "0001" WHEN "00", "0010 WHEN "01", "0100" WHEN "10", "1000" WHEN "11", "0000" WHEN others; END decoder;

Decoder Architecture

• The decoder Architecture used a SELECT to evaluate **d** to determine the Output **y**.

Both d and y are defined as an Array (or bus or vector) Data Type.



Decoder Architecture


 The last state for WHEN OTHERS is added for the other logic states (Z, X, H, L, etc.).

Seven-Segment Displays

 Seven-Segment Display: An array of seven independently controlled LEDs shaped like an 8 that can be used to display decimal digits.



Seven-Segment Displays






Seven-Segment Displays

Common Anode Display


• Common Anode Display (CA): A sevensegment display where the anodes of all the LEDs are connected together to $V_{\rm CC}$ and a '0' turns on a segment (a to g).

Common Cathode Display

 Common Cathode Display (CC): A sevensegment display where all the cathodes are connected and tied to ground, and a 'I' turns on a segment.



Common Cathode Display



Seven-Segment Decoder/Driver – I Receives a BCD (Binary Coded Decimal) 4-Bit input, outputs a BCD digit 0000 – 1001 (0 through 9).

Generates Outputs (a–g) for each of the display LEDs.

Seven-Segment Decoder/Driver – 2

- Requires a current limit series resistor for each segment.
- Decoders for a CC-SS have active high outputs while decoders for a CA-SS have active low outputs (a to g).


Seven-Segment Decoder/Driver – 3

- The outputs generated for the binary input combinations of 1010 to 1111 are "don't cares".
- The decoder can be designed with VHDL or MSI Logic (7447, 7448).


SS Decoder/Driver Truth Table

					Sever	n-Seg	ment	Displa	ıy		
Digit	D3	D2	D1	D0	h0	h1	h2	h3	h4	h5	h6
0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	1	1	0	0	1	1	1	1
2	0	0	1	0	0	0	1	0	0	1	0
3	0	0	1	1	0	0	0	0	1	1	0
4	0	1	0	0	1	0	0	1	1	0	0
5	0	1	0	1	0	1	0	0	1	0	0
6	0	1	1	0	1	1	0	0	0	0	0
7	0	1	1	1	0	0	0	1	1	1	1
8	1	0	0	0	0	0	0	0	0	0	0

SS Decoder/Driver Truth Table



a. K=map



b. Decoder for segment a (common anode)



Decoder/Driver Entity (CA)

Decoder/Driver Architecture – I

ARCHITECTURE seven_segment OF bcd_7seg IS

SIGNAL input : **BIT_VECTOR** (3 downto 0);

SIGNAL output : **BIT_VECTOR** (6 downto 0);

BEGIN

input <= d3 & d2 & d1 & d0;

- -- Uses two intermediate signals called input and output (internal no pins)
- -- Creates an array by using the concatenate operator (&) In this case input(3) <= d3, input(2) <= d2, etc.



Decoder/Driver Architecture – 2

WITH input SELECT output <= "0000001" WHEN "0000", "0011111" WHEN "0001", "0010011" WHEN "0010", "0000111" WHEN "0011", "IIIIIII" WHEN others;

Decoder/Driver Architecture – 3

h0	<=	output(6);
hl	<=	output(5);
h2	<=	output(4);
h3	<=	output(3);
h4	<=	output(2);
h5	<=	output(l);
h6	<=	output(0);

END seven_segment

SSVHDL File Description

- In the preceding example file, a concurrent select signal assignment was used (WITH (signals) SELECT.
- The intermediate output signals were mapped to the segments (0 to 6).



Example:

• when Input $(D_3 - D_0)$ is 0001, the decoder sets for CA display

• h0=h3=h4=h5=h6=l

• hI=h2=0.

Sequential Process in VHDL

 AVHDL Process is a construct that encloses sequential statements that are executed when a signal in a sensitivity list changes.

Sequential Process Basic Format

• Basic Format:

PROCESS(Sensitivity List) BEGIN

Sequential Statements; END PROCESS;



Encoders

- Encoder: A digital circuit that generates a specific code at its outputs in response to one or more active inputs.
- It is complementary in function to a decoder.



Encoders


• Output codes are usually Binary or BCD.



Priority Encoders

- **Priority Encoder:** An encoder that generates a code based on the highest-priority input.
- For example, if input $D_3 = \text{input } D_5$, then the output is 101, not 011. D_5 has a higher priority than D_3 and the output will respond accordingly.

8-to-3 Encoder Truth Table



Priority Encoder Equations

$Q_{2} = D_{7} + D_{6} + D_{5} + D_{4}$ $Q_{1} = D_{7} + D_{6} + \overline{D_{6}} \overline{D_{4}} D_{3} + \overline{D_{5}} \overline{D_{4}} D_{2}$ $Q_{0} = D_{7} + \overline{D_{6}} D_{5} + \overline{D_{6}} \overline{D_{4}} D_{3} + \overline{D_{6}} \overline{D_{4}} D_{2}$

Priority Encoder VHDL Entity

-- hi_pri8a.vhd

ENTITY hi_pri8a IS PORT(d :IN BIT_VECTOR (7 downto 0); q :OUT BIT_VECTOR (2 downto 0)); END hi_pri8a;

Priority Encoder VHDL Architecture

ARCHITECTURE a OF hi_pri8a IS BEGIN

-- Concurrent Signal Assignments

q(2) <= d(7) or d(6) or d(5) or d(4);

q(1) <= d(7) or d(6) or ((not d(5)) and (not d(4)) and d(3)) or ((not d(5)) and (not d(4)) and d(2));

q(0) <= -- in a similar fashion END a;



-- hi_pri8b.vhd

```
ENTITY hi_pri8a IS

PORT(

d :IN BIT_VECTOR (7 downto 0);

q :OUT INTEGER RANGE 0 TO

7);

END hi_pri8b;
```

Another VHDL Encoder – 2

ARCHITECTURE a OF hi_pri8b IS BEGIN encoder; q <= 7WHEN d(7) = 'I' ELS

END a;

VHDL Implementation of a Binary Decoder

- Write a VHDL file for a 3-line-to-8-line decoder with active-LOW outputs. Use a selected signal assignment statement. Save the file as
 - drive:\qdesigns\labs\lab | |\decode3to
 8_vhdl\decode3to8_vhdl.vhd. Use the
 file to create a new project

 Write a set of simulation criteria for the 3-line-to-8-line decoder you created in step I of this procedure • Use the simulation criteria to create a set of simulation waveforms to test the correctness of your design.

 Assign pin numbers to the VHDL decoder, as shown in Table 11.3. Compile the design again and download it to the DEI test board.

Hexadecimal-to-Seven-Segment Decoder

- Create a hexadecimal-to-seven-segment decoder in VHDL, using the segment patterns in Figure 11.3 as a model.
- Save the VHDL file as drive:\qdesigns\labs\lab | 1\hex7seg\he x7seg.vhd. Use the file to create a new project.



 Compile the file and download it to the DEI board.