



## **Department of Electronics and Communication**

### **M.Tech in Digital Electronics**

Syllabus for the Academic Year - 2020 - 2021

**Semester: I**

**Subject Name: Digital Circuits and Logic Design**

**Subject Code: 20MDEL11**

**L – T – P – C: 4-0-0-4**

**Course Objectives:**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	The objective of this subject is to explore students to advanced concepts of design, simplify, testing and debug of digital circuits using prior knowledge of logic design and advanced logic design concepts

**Course Outcomes**

<b>Course outcome</b>	<b>Descriptions</b>
<b>CO1</b>	Apply the concepts and laws of logic design to solve logical problems
<b>CO2</b>	Solve complexity of logical equation using simplification techniques and decomposition methods
<b>CO3</b>	Design logical circuits such as encoder, decoder, sine wave.
<b>CO4</b>	Test the digital circuit for faults and design fault free circuit



## SYLLABUS

UNIT	Description	Hours
I	Review of digital concepts: Problem statement to truth tables, combinational logic, logic problems simplification of Boolean functions, K-map, Quine-McCluskey method, Map entered variable. Logic design: Analysis of combinational circuits, comparators, data selectors, Encoders – priority encoder, Decoders – BCD to Decimal, Seven segment display, Sine generators, Design of high speed adders – Ripple adder, Carry look ahead adder.	14Hrs
II	Functional Decomposition and Symmetric Functions: Functional Decomposition, Decomposition by expansion, Test for decomposability, Decomposition charts, Symmetric networks, Properties of symmetric functions, synthesis, complemented variables of symmetry, Identification of symmetric functions.	7Hrs
III	Reliable Design and Fault Diagnosis Hazards: Fault Detection in Combinational Circuits, Fault-Location Experiments, Boolean Differences, Fault Detection by Path Sensitizing, Detection of Multiple Faults, Failure-Tolerant Design, Quadded Logic.	8Hrs
IV	Introduction to synchronous sequential circuits and Iterative networks: Sequential circuits- The finite state model- Memory element and their excitation functions, Synthesis of synchronous sequential circuits, Iterative networks.	9Hrs
V	Capabilities, Minimization, and Transformation of Sequential Machines: The Finite- State Model, Further Definitions, Capabilities and Limitations of Finite – State Machines, Equivalence and Machine Minimization, Simplification of Incompletely Specified Machines. Structure of Sequential Machines: State Assignments Using Partitions, The lattice of closed partitions, Reduction of the output dependency, Input independence and autonomous clocks.	14Hrs



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



**Text Books:**

<b>Sl No</b>	<b>Title</b>	<b>Authors</b>	<b>Volume and Year of Edition</b>
<b>1</b>	Switching and Finite Automata Theory	Zvi Kohavi	2nd Edition. Tata McGraw Hill Edition, ISBN-10: 0-07-099387-4
<b>2</b>	Fundamentals of Logic Systems	Charles Roth Jr	Cengage learning, 7 <sup>th</sup> edition, 2013, ISBN-13: 978-1133628477

**Reference Books:**

<b>Sl No</b>	<b>Title</b>	<b>Authors</b>	<b>Volume and Year of Edition</b>
<b>1</b>	Fault Tolerant and fault testable hardware design	Parag K Lala	Prentice Hall Inc. 1985
<b>2</b>	Introductory theory of computer	V. Krishnamurthy	Macmillan Press Ltd, 1983
	Theory of computer science – Automata, Languages and Computation	Mishra & Chandrasekaran	2 <sup>nd</sup> Edition, PHI, 2004



## **Department of Electronics and Communication**

### **M.Tech in Digital Electronics**

Syllabus for the Academic Year - 2020 - 2021

**Semester: I**

**Subject Name: CMOS VLSI DESIGN**

**Subject Code: 20MDEL12**

**L – T – P – C: 4-0-0-4**

#### **Course Objectives:**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	To make the students learn the principles, operations and applications of MOSFET's.
<b>2</b>	To introduce the students to modelling and design of digital VLSI circuits using different CMOS design styles and CMOS sub system.
<b>3</b>	To make the students learn stick diagrams and layouts using Lambda based design rules for a given schematic and to categorize the different MOS technologies

#### **Course Outcomes**

<b>Course outcome</b>	<b>Descriptions</b>
<b>CO1</b>	Identify the different design techniques used in modeling the digital VLSI Circuits. (L1)
<b>CO2</b>	Calculate the design parameters for the CMOS circuits and can estimate the parasitic values for different mask layers. (L2)
<b>CO3</b>	Outline the MOS process technology and CMOS sub system design. (L4)



## SYLLABUS

UNIT	Description	Hours
I	<b>Unit 1: MOS Transistor Theory:</b> n MOS / p MOS transistor, threshold voltage equation, body effect, MOS device design equation, sub threshold region, Channel length modulation. mobility variation, Tunneling, punch through, hot electron effect MOS models, small signal AC Characteristics, CMOS inverter, $\beta_n / \beta_p$ ratio, noise margin, static load MOS inverters, differential inverter, transmission gate, tristate inverter, BiCMOS inverter. (Text1)	12
II	<b>Unit 2: CMOS Process Technology Silicon Semiconductor technology:</b> An overview, basic CMOS technology. A basic n-well CMOS process, The p-well process, twin tub process, silicon on insulator. (Text1) <b>CMOS process enhancements:</b> Interconnect, circuit elements; Resistors, Capacitors, bipolar transistors, Thin film transistors, 3DCMOS (Text1) <b>MOS Design Processes:</b> MOS layers, stick diagrams, design rules and layout, symbolic diagrams. (Text3)	10
III	<b>Unit 3: Basic circuit concepts:</b> Sheet resistance, standard unit of capacitance concepts, delay unit time inverter delays, driving capacitive loads, propagation delays, scaling of MOS circuits (Text3) <b>Basics of Digital CMOS Design:</b> Combinational MOS Logic circuits- Introduction, MOS logic circuits with depletion NMOS load. (Text2)	10
IV	<b>Unit 4: Basics of Digital CMOS Design: Contd..</b> CMOS logic circuits, complex logic circuits, CMOS Transmission Gate. (Text2) <b>Sequential MOS logic Circuits :</b> Introduction, Behavior of bi stable elements, SR latch Circuit, (Text2).	10
V	<b>Unit 5: Sequential MOS logic Circuits :Contd..</b> Clocked latch and Flip Flop Circuits, CMOS D- latch and triggered Flip Flop (Text2). <b>Dynamic CMOS and clocking:</b> Introduction, advantages of CMOS over NMOS, CMOS\SOS technology' CMOS\bulk technology, latch up in bulk CMOS, static CMOS design, Domino CMOS structure and design, Charge sharing, Clocking- clock generation, clock distribution, clocked storage elements. (Text5)	10



**Text Books:**

<b>Sl No</b>	<b>Title</b>	<b>Authors</b>	<b>Volume and Year of Edition</b>
<b>1</b>	Principles of CMOS VLSI Design: A System Perspective	Neil Weste and K. Eshragian,	2nd edition, Pearson Education (Asia) Pte. Ltd., 2000.
<b>2</b>	CMOS Digital Integrated Circuits: Analysis and Design	Sung Mo Kang & Yosuf Lederabic Law,	3 rd edition, Tata McGraw-Hill Publishing Company Ltd., New Delhi, 2007.
<b>3</b>	Basic VLSI Design	Douglas A. Pucknell & Kamran Eshraghian	PHI 3rd Edition (original edition 1994), 2005.
<b>4</b>	Introduction to VLSI Design	Eugene D Fabricius	Mc Graw Hill, International Edition (Original Edition 1990).

**Reference Books:**

<b>Sl No</b>	<b>Title</b>	<b>Authors</b>	<b>Volume and Year of Edition</b>
<b>1</b>	CMOS VLSI Design: A Circuits and System perspective,	Neil H E Weste, David Haris,Ayan,	3 rd edition, Pearson Education (Asia) Pvt. Ltd., 2000.
<b>2</b>	Introduction to VLSI circuits and systems	John P Uyemura	Wiley Indian Edition,2002
<b>3</b>	Modern VLSI design: System on Silicon	Wayne, Wolf,	Pearson Education, Second Edition.



**Department of Electronics and Communication**  
**MTech in Digital Electronics/VLSI & Embedded Systems**

Syllabus for the Academic Year - 2020 - 2021

**Semester: I**

**Subject Name: Advanced Embedded Systems**

**Subject Code: 20MDEL13**

**L – T – P – C : 4-0-0-4**

**Course Objectives :**

Sl.No	Course Objectives
1	Understand basics in design of embedded hardware and software systems.
2	Outline various development tools.
3	Describe the hardware software co-design and firmware design approaches
4	RTOS design in embedded system.

**Course Outcomes**

Course outcome	Descriptions
CO1	Understand the fundamentals and general structure of an Embedded System.
CO2	Apply various real time algorithms in building embedded systems.
CO3	Analyze IDE and new trends in embedded industry.



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



UNIT	Description	Hours
I	<b>Typical Embedded System:</b> Core of the Embedded System, Memory, Sensors and Actuators, Communication Interface, Embedded Firmware, Other System Components. Characteristics and Quality Attributes of Embedded Systems	10
II	<b>Hardware Software Co-Design and Program Modelling:</b> Fundamental Issues in Hardware Software Co-Design, Computational Models in Embedded Design, Introduction to Unified Modelling Language, Hardware Software Trade-offs.	10
III	<b>Embedded Firmware Design and Development:</b> Embedded Firmware Design Approaches, Embedded Firmware Development Languages.	8
IV	<b>Real-Time Operating System (RTOS) based Embedded System Design:</b> Operating System Basics, Types of OS, Tasks, Process and Threads, Multiprocessing and Multitasking, Task Scheduling, Threads, Processes and Scheduling: Putting them altogether, Task Communication, Task Synchronization, Device Drivers, How to Choose an RTOS.	12
V	<b>The Embedded System Development Environment:</b> The Integrated Development Environment (IDE), Types of Files Generated on Cross-compilation, Disassembler / Decompiler, Simulators, Emulators and Debugging, Target Hardware Debugging, Boundary Scan. Trends in the Embedded Industry, Processor Trends in Embedded System, Embedded OS Trends, Development Language Trends, Open Standards, Frameworks and Alliances, Bottlenecks.	12

**Text Books:**

Sl No	Text Book title	Author	Volume and Year of Edition
1	<b>Introduction to Embedded Systems</b>	Shibu K V	Tata McGraw Hill Education Private Limited, 2009





**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



**Reference Book:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
<b>1</b>	<b>Embedded Systems – A contemporary Design Tool</b>	James K Peckol, John Weily	2008.



## **Department of Electronics and Communication**

### **M.Tech in Digital Electronics**

Syllabus for the Academic Year - 2020 - 2021

**Semester: I**

**Subject Name: Digital Image Processing**

**Subject Code: 20MDEL14**

**L – T – P – C: 4-0-0-4**

#### **Course Objectives:**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	To study the image fundamentals and mathematical transforms necessary for image processing.
<b>2</b>	To study the image enhancement techniques
<b>3</b>	To study image restoration and compression procedures.
<b>4</b>	To study the color imaging procedures.

#### **Course Outcomes**

<b>Course outcome</b>	<b>Descriptions</b>
<b>CO1</b>	Review the fundamental concepts of a digital image processing system. L2
<b>CO2</b>	Analyze images in the frequency domain using various transforms. And Evaluate the techniques for image enhancement and image restoration. L4
<b>CO3</b>	Categorize various compression techniques and Interpret Image compression standards, segmentation and representation techniques.L5
<b>CO4</b>	Analyze color image processing techniques.L4



<b>UNIT</b>	<b>Description</b>	<b>Hours</b>
I	<b>Digital Image Fundamentals:</b> Introduction: Digital Image- Steps of Digital Image Processing Systems-Elements of Visual Perception -Connectivity and Relations between Pixels. Simple Operations- Arithmetic, Logical, Geometric Operations.Mathematical Preliminaries - 2D Linear Space Invariant Systems - 2D Convolution - Correlation 2D Random, Sequence - 2D Spectrum.	11
II	<b>Image Transforms And Enhancement:</b> Image Transforms: 2D Orthogonal and Unitary Transforms-Properties and Examples. 2D DFT- FFT – DCT - Hadamard Transform - Haar Transform - Slant Transform - KL Transform - Properties And Examples.Image Enhancement:- Histogram Equalization Technique- Point Processing-Spatial Filtering-In Space And Frequency - Nonlinear Filtering-Use Of Different Masks.	11
III	<b>Image restoration and construction</b> Image Restoration: Image Observation And Degradation Model, Circulant And Block Circulant Matrices and Its Application In Degradation Model - Algebraic Approach to Restoration- Inverse By Wiener Filtering - Generalized Inverse-SVD And Interactive Methods - Blind Deconvolution-Image Reconstruction From Projections.	10
IV	<b>Image compression &amp; segmentation:</b> Image Compression: Redundancy And Compression Models -Loss Less And Lossy. Loss Less- Variable-Length, Huffman, Arithmetic Coding - Bit-Plane Coding, Loss Less Predictive Coding, Lossy Transform (DCT) Based Coding, JPEG Standard - Sub Band Coding. Image Segmentation: Edge Detection - Line Detection - Curve Detection - Edge Linking And Boundary Extraction, Boundary Representation, Region Representation And Segmentation, Morphology-Dilation, Erosion, Opening And Closing. Hit And Miss Algorithms Feature Analysis	10
V	<b>Color and multispectral image processing:</b> Color Image-Processing Fundamentals, RGB Models, HSI Models, Relationship Between Different Models. Multispectral Image Analysis - Color Image Processing Three Dimensional Image Processing-Computerized Axial Tomography-Stereometry-Stereoscopic Image Display-Shaded Surface Display.	10



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



**Text Books:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
<b>1</b>	<b>Digital Image Processing</b>	<b>Gonzalez.R.C &amp; Woods. R.E.</b>	<b>3/e, Pearson Education,2008.</b>
<b>2</b>	<b>Digital Image Processing</b>	<b>Kenneth R Castleman</b>	<b>Pearson Education,1995.</b>
<b>3</b>	<b>Digital Image Procesing, S.</b>	<b>Jayaraman, S. Esakkirajan, T. Veerakumar</b>	<b>McGraw Hill Education, 2009. Pvt Ltd, NewDelhi</b>
<b>4</b>	<b>Fundamentals of Digital image Processing</b>	<b>Anil Jain.K,</b>	<b>Prentice</b>



## **Department of Electronics and Communication**

### **M.Tech in Digital Electronics**

Syllabus for the Academic Year - 2020 - 2021

Semester: I

**Subject Code: 20MDEL151**

**L-T-P-C:4-0-0-4**

**Subject Name: RESEARCH METHODOLOGY AND IPR**

#### **Course Objectives:**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	To give an overview of the research methodology and objectives of research.
<b>2</b>	Explain the technique of defining a research problem and To explain the functions of the literature review in research
<b>3</b>	To explain carrying out a literature search, its review, developing theoretical and conceptual frameworks and writing a review and to explain various research designs and their characteristics
<b>4</b>	To explain the details of sampling designs, measurement and scaling techniques and also different methods of data collections. •
<b>5</b>	To explain the art of interpretation and the art of writing research reports. • To explain various forms of the intellectual property, its relevance and business impact in the changing global business environment. • To discuss leading International Instruments concerning Intellectual Property Rights.

#### **Course Outcomes**

<b>Course outcome</b>	<b>Descriptions</b>
<b>CO1</b>	Understand research problem formulation.
<b>CO2</b>	Analyze research related information to define a research problem & reviewing literature.
<b>CO3</b>	Analyze how to collect the data related to the research.



<b>CO4</b>	Understanding that when IPR would take such important place in growth of individuals & nation, it is needless to emphasis the need of information about Intellectual Property Right to be promoted among students in general & engineering in particular. • Understand that IPR protection provides an incentive to inventors for further research.
------------	---

<b>UNIT</b>	<b>Description</b>	<b>Hours</b>
I	<b>Research Methodology:</b> Introduction, Meaning of Research, Objectives of Research, Motivation in Research, Types of Research, Research Approaches, Significance of Research, Research Methods versus Methodology, Research and Scientific Method, Importance of Knowing How Research is Done, Research Process, Criteria of Good Research, and Problems Encountered by Researchers in India.	8
II	<b>Defining the Research Problem:</b> Research Problem, Selecting the Problem, Necessity of Defining the Problem, Technique Involved in Defining a Problem, An Illustration.  <b>Reviewing the literature:</b> Place of the literature review in research, Bringing clarity and focus to your research problem, Improving research methodology, Broadening knowledge base in research area, Enabling contextual findings, How to review the literature, searching the existing literature, reviewing the selected literature, Developing a theoretical framework, Developing a conceptual framework, Writing about the literature reviewed.	10
III	<b>Research Design:</b> Meaning of Research Design, Need for Research Design, Features of a Good Design, Important Concepts Relating to Research Design, Different Research Designs, Basic Principles of Experimental Designs, Important Experimental Designs.  <b>Design of Sample Surveys:</b> Introduction, Sample Design, Sampling and Non-sampling Errors, Sample Survey versus Census Survey, Types of Sampling Designs.	10
IV	<b>Data Collection:</b> Experimental and Surveys, Collection of Primary Data, Collection of Secondary Data, Selection of Appropriate Method for Data Collection, Case Study Method.  <b>Interpretation and Report Writing:</b>	12



	<p>Meaning of Interpretation, Technique of Interpretation, Precaution in Interpretation, Significance of Report Writing, Different Steps in Writing Report, Layout.</p> <p><b>Interpretation and Report Writing (continued):</b> of the Research Report, Types of Reports, Oral Presentation, Mechanics of Writing a Research Report, Precautions for Writing Research Reports.</p>	
V	<p><b>Intellectual Property:</b>The Concept, Intellectual Property System in India, Development of TRIPS Complied Regime in India, Patents Act, 1970, Trade Mark Act, 1999, The Designs Act, 2000, The Geographical Indications of Goods (Registration and Protection) Act 1999, Copyright Act, 1957, The Protection of Plant Varieties and Farmers' Rights Act, 2001, The Semi-Conductor Integrated Circuits Layout Design Act, 2000, Trade Secrets, Utility Models, IPR and Biodiversity, The Convention on Biological Diversity (CBD) 1992, Competing Rationales for Protection of IPRs, Leading International Instruments Concerning IPR, World Intellectual Property Organisation (WIPO), WIPO and WTO, Paris Convention for the Protection of Industrial Property, National Treatment, Right of Priority, Common Rules, Patents, Marks, Industrial Designs, Trade Names, Indications of Source, Unfair Competition, Patent Cooperation Treaty (PCT), Advantages of PCT Filing, Berne Convention for the Protection of Literary and Artistic Works, Basic Principles, Duration of Protection, Trade Related Aspects of Intellectual Property Rights (TRIPS) Agreement, Covered under TRIPS Agreement, Features of the Agreement, Protection of Intellectual Property under TRIPS, Copyright and Related Rights, Trademarks, Geographical indications, Industrial Designs, Patents, Patentable Subject Matter, Rights Conferred, Exceptions, Term of protection, Conditions on Patent Applicants, Process Patents, Other Use without Authorization of the Right Holder, Layout-Designs of Integrated Circuits, Protection of Undisclosed Information, Enforcement of Intellectual Property Rights, UNSECO.</p>	12

**Text Books:**

Sl No	Text Book title	Author	Volume and Year of Edition
1	Research Methodology: Methods and Techniques	C.R. Kothari, Gaurav Garg	4th Edition, 2018
2	Research Methodology step-by-step guide for beginners. (For the topic Reviewing the literature under module 2)	Ranjit Kumar	SAGE Publications Ltd 3rd Edition, 2011



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



<b>3</b>	Study Material (For the topic Intellectual Property under module 5)	Professional Programme Intellectual Property Rights, Law and Practice, The Institute of Company Secretaries of India, Statutory Body Under an Act of Parliament, September 2013	

**Reference Book:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
<b>1</b>	Research Methods: the concise knowledge base	Trochim	Atomic Dog Publishing 2005
<b>2</b>	Conducting Research Literature Reviews: From the Internet to Paper		Fink A Sage Publications 2009





**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



## **Department of Electronics and Communication**

### **M.Tech in VLSI & Embedded systems**

Syllabus for the Academic Year - 2020 - 2021

**Semester: I**

**Subject Name: Advanced Computer Architecture**

**Subject Code: 20MDEL152**

**L – T – P – C:4-0-0-4**

#### **Course Objectives:**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	To make students know about the Parallelism concepts in Programming
<b>2</b>	To give the students an elaborate idea about the different memory systems and buses.
<b>3</b>	To introduce the advanced processor architectures to the students.
<b>4</b>	To make the students know about the importance of multiprocessor and multicomputer.
<b>5</b>	To study about data flow computer architectures

#### **Course Outcomes**

<b>Course outcome</b>	<b>Descriptions</b>
<b>CO1</b>	Demonstrate concepts of parallelism in hardware/software.
<b>CO2</b>	Discuss memory organization and mapping techniques.
<b>CO3</b>	Describe architectural features of advanced processors.
<b>CO4</b>	Interpret performance of different pipelined processors



<b>UNIT</b>	<b>Description</b>	<b>Hours</b>
I	<b>Parallel Computer Models:</b> The State of Computing, Computer Development Milestones, Elements of Modern Computers, Evolution of Computer Architecture, System Attributes to Performance, Multiprocessors and Multicomputer Shared –Memory Multiprocessors, Distributed Memory Multiprocessors, A Taxonomy of MIMD Computers, Multi vector and SIMD computers, Vector Supercomputers, SIMD Supercomputers.	6
II	<b>Parallel Program and network properties:</b> Conditions for parallelism ,data resource dependencies, Hardware & software parallelism, The role of compilers, Program partitioning and scheduling, grain size &latency, Grain packaging and scheduling, Problems on grain packaging, Program mechanisms, control flow &dataflow, demand driven mechanisms, Comparison of flow mechanisms, network properties and routing, Static connection networks, dynamic connection networks.	10
III	<b>Advanced Processors:</b> Advanced Processor technology, Instruction set architecture, CISC scalar processors, RISC scalar processors, and Superscalar Processors, VLIW Architectures Vector and Symbolic processors.	8
IV	<b>Scalable multiprocessors:</b> Scalability,: bandwidth scaling, latency scaling, cost scaling, physical scaling, realizing programming models, primitive network transactions, shared address space, message pasing, common challenges, Physical DMA;	8
V	<b>Pipelining and superscalar techniques:</b> Linear pipeline processors synchronous & asynchronous Processors, Cocking & timing control, speedup ,efficiency,throughput, Reservation &latency analysis, Collision free scheduling, Instruction execution phases, mechanisms for IP, Dynamic instruction scheduling, Compiler arithmetic principles, Multifunctional arithmetic pipeline, static arithmetic pipeline.	12
VI	<b>Memory Hierarchy design:</b> Review: Introduction; Cache performance; Cache Optimizations. Memory Hierarchy design: Introduction; Advanced optimizations of Cache performance; Memory technology and optimizations.	8



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



**Text Books:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
<b>1</b>	“Computer Architecture A Quantitative Approach”.	Hennessey and Patterson	, 4th Edition, Elsevier, 2007
<b>2</b>	“Advanced Computer Architecture Parallelism, Scalability, Programmability”.	Kai Hwang	Tata McGraw-Hill, 2003.
<b>3</b>	“Parallel computer architecture”	David culler, J.P.singh, Anoopgupta,	Margon Kauffman1999

**Reference Book:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
<b>1</b>	computer architecture & organization	John P Hayes	1998
<b>2</b>	parallel computers	V rajaramanna , c s r murthy,;	phi 2000



## **Department of Electronics and Communication**

### **M.Tech in Digital Electronics**

Syllabus for the Academic Year 2020 - 2021

**Semester: I**

**Subject Name: NANO ELECTRONICS**

**Subject Code: 20MDEL153**

**L – T – P – C: 4-0-0-4**

#### **Course Objectives:**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	the course in nanoelectronics are to understand the importance of nanoelectronics, technology roadmap in nanoelectronics and limitations of existing CMOS technologies for design of electronic circuits
<b>2</b>	The course provides an insight on the advances in nanoelectronics devices such as High-K devices, FINFETs, CNTFETs, Molecular Electronics and Spintronics
<b>3</b>	The course provides a strong theoretical and analytical understanding of nanoelectronic devices and its applications in design of electronic circuits.

#### **Course Outcomes**

<b>Course outcome</b>	<b>Descriptions</b>
<b>CO1</b>	Understand and appreciate the importance of nanoelectronics and its impact in next generation electronics and electronic products
<b>CO2</b>	Differentiate between MOS and emerging nanodevices technology, understand the advantages and limitations of MOS based circuits
<b>CO3</b>	Understand the technology migration from MOS to nano devices, process challenges and analyze the mathematical models for emerging Nanoscale devices
<b>CO4</b>	Design logic circuits, sub systems and complex digital circuits using FINFETs and CNTFETs and Evaluate the advances in Nanoscale technology development and understand the importance of emerging devices and technologies of molecular electronics and spintronics



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



<b>UNIT</b>	<b>Description</b>	<b>Hours</b>
I	<b>Introduction to nanoelectronics:</b> Technology roadmap of nanoelectronics, Scaling of devices and technology jump, Challenge of the CMOS technologies, More-Moore and More-than-Moore. Review of semiconductor devices, Quantum statistical mechanics, Energy bands in silicon, <b>Metal Oxide Semiconductor Field Effect Transistors (MOSFET)</b> , MOSFET Operation, Threshold Voltage and Subthreshold Slope, Current/voltage characteristics, Finite Element Modeling of MOS, CMOS technology, Challenges of the CMOS technologies, High-k dielectrics and Gate stack, Future interconnect.	10
II	Nanoscale MOSFETs: MOSFET as digital switch, Propagation delay, Dynamic and static power dissipation Moore's law, Transistor scaling, Constant field scaling theory, Constant Voltage Scaling, Generalized scaling, Short channel effects, Reverse short channel effect, Narrow width effect, Subthreshold conduction leakage, Subthreshold slope, Drain Induced Barrier Lowering, Gate Induced Drain Leakage, Design of NanoMOSFET, Halo implants, Retrograde channel profile, Shallow source/drain extensions, Twin well CMOS process flow, Gate Tunneling : Fowler Nordheim and Direct Tunneling, High k gate dielectrics, Metal gate transistor, Transport in Nanoscale MOSFET, Ballistic transport, Channel quantization.	12
III	Designing with FINFETs: Evolution of FinFET, Principle of FinFET, Finfet Technology, FinFET Schematic, Compact Drain-Current equation, Small Signal Model of Si- Based FinFET, FinFET Fabrication Flow, Power dissipation in FinFETs, Leakage power reduction techniques, Power gating, Dual sleep, Dual stack, Sleepy stack, Basic gate design using FinFET's, combinational logic, sequential logic, Adders, Multiplier, SRAM cell design	10
IV	Designing with CNTFETs: Introduction to CNTs, CNT structure, metallic and semiconductor CNTs, energy bands in CNTs, types of CNTs: Single walled and multiwalled, physical, electrical and thermal properties of CNTs, fabrication of CNTs. CNTFETs, structure and model, small signal model, predictive technology models, N-Channel and P-Channel CNTFETs, model files of CNTFETs, basic gates using CNTFET, VI characteristics of CNTFET based inverter, designing of sub systems using CNTFETs, combinational and sequential circuits using CNTFETs, adders, multipliers and SRAM cell using CNTFETs.	10
V	Advances in Nanoelectronics: MOLECULAR NANO-ELECTRONICS: Electronic and optoelectronic properties of molecular materials, TFTs-OLEDs- OTFTs – logic switches, SPINTRONICS: Spin tunneling devices - Magnetic tunnel junctions- Tunneling spin polarization, - spin diodes - Magnetic tunnel transistor - Memory devices and sensors - ferroelectric random access memory- MRAMS	10



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



**Text Books:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
<b>1</b>	Fundamentals of Modern VLSI Devices	Yuan Taur and Tak H. Ning	Cambridge University Press, 2 <sup>nd</sup> edition
<b>2</b>	Nanoelectronics and Nano systems	Karl Goser, Peter Glosekotter, Jan Dienstuhl	Springer (2004)
<b>3</b>	Designing with FINFETs and CNTFETs	Cyril Prasanna Raj P.	MSEC E-Publication (2016)
<b>4</b>	Concepts in Spin Electronics	Sadamichi Maekawa	Oxford University Press (2006)

**Reference Book:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
<b>1</b>	Introduction to Nanoelectronics	V. Mitin, V. Kochelap, M. Stroscio	Cambridge University Press (2008)
<b>2</b>	Nanophysics and Nanotechnology: An Introduction to Modern Concepts in Nanoscience	Edward L. Wolf	Wiley-VCH (2006)



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



## **Department of Electronics and Communication**

### **M.Tech in Digital Electronics**

Syllabus for the Academic Year - 2020 - 2021

**Semester: I**

**Subject Name: Advanced Embedded Systems Lab**

**Subject Code: 20MDELL17**

**L – T – P – C:0-0-3-1**

**Course Objectives:**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	Identify problems and design challenges involved in an Embedded System and program using Embedded C.
<b>2</b>	Write programs for a specific Application.
<b>3</b>	Learn the concept of memory map and memory interface.
<b>4</b>	Know the characteristics of Real Time Systems.

**Course Outcomes:**

<b>Course outcome</b>	<b>Descriptions</b>
<b>CO1</b>	Apply the knowledge of Programming for different applications.
<b>CO2</b>	Analyze the performance of interrupt
<b>CO3</b>	Understand the Building Blocks of Embedded Systems



	<b>Description</b>
I	Create n number of child threads. Each thread prints the message “I am in thread number ...” and sleeps for 50 ms/2 sec and then quits. The main thread waits for complete execution of all the child threads and then quits. Compile and execute in Linux.
II	Implement the multithread application satisfying the following: i. Two child threads are created with normal priority. ii. Thread 1 receives and prints its priority and sleeps for 50ms and then quits. iii. Thread 2 prints the priority of the thread 1 and rises its priority to above normal and retrieves the new priority of thread 1, prints it and then quits. iv. The main thread waits for the child thread to complete its job and quits.
III	Implement the usage of anonymous pipe with 512 bytes for data sharing between parent and child processes using handle inheritance mechanism.
IV	Test the program application for creating an anonymous pipe with 512 bytes of size and pass the “Read Handle” of the pipe to a second process using memory mapped object. The first process writes a message “Hi from Pipe Server”. The 2nd process reads the data written by the pipe server to the pipe and displays it on the console. Use event object for indicating the availability of data on the pipe and mutex objects for synchronizing the access in the pipe.
V	Create a POSIX based message queue for communicating between two tasks as per the requirements given below: - i. Use a named message queue with name “My Queue”. ii. Create two tasks (Task1 & Task2) with stack size 4000 & priorities 99 & 100 respectively. iii. Task 1 creates the specified message queue as Read Write and reads the message present, if any, from the message queue and prints it on the console. iv. Task2 open the message queue and posts the message Hi from Task2.





## **Department of Electronics and Communication**

### **M.Tech in Digital Electronics**

Syllabus for the Academic Year - 2020 - 2021

**Semester: II**

**Subject Name: Modern DSP**

**Subject Code: 20MDEL21**

**L – T – P – C: 4-0-0-4**

**Course Objectives:**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	The objective of this subject is to explore students to advanced concepts of digital signals processing such as filter design, implementation and multirate systems.
<b>2</b>	Signals and systems analysis using fourier transform and z-transform is other objective of this subject.

**Course Outcomes**

<b>Course outcome</b>	<b>Descriptions</b>
<b>CO1</b>	Design IIR and FIR filters
<b>CO2</b>	Realize digital filters
<b>CO3</b>	Explain and illustrate concepts of multirate systems
<b>CO4</b>	Make use of multistage filters to design multirate systems



## SYLLABUS

UNIT	Description	Hours
I	Signals and Systems: Basics of Signals and Systems, Discrete time processing of continuous signals, Structure of a digital filter, Frequency domain analysis of a digital filter, Quantization error, Sigma and Sigma Delta Modulation, Fourier analysis – DFT, DTFT, DFT as an estimate of the DTFT for Spectral estimation, DFT for convolution, DFT for compression, FFT.	13 Hrs
II	Filters: Ideal Vs non ideal filters, FIR and IIR Filters, Digital Filter Implementation, Elementary Operations, State Space realization, Robust implementation of Digital Filters, Robust implementation of Equi – ripple FIR digital.	13Hrs
III	Multirate Systems and Signal Processing: Fundamentals – Problems and definitions, Up sampling and Down sampling, Sampling rate conversion by a rational factor.	8Hrs
IV	Multistage implementation of Digital filters: Efficient implementation of multirate systems, DFT filter banks and Transmultiplexers, DFT filter banks, Maximally Decimated DFT filter banks and Transmultiplexers, Application of transmultiplexers in Modulation.	8Hrs
V	Maximally Decimated Filter banks and Time Frequency Expansion: Vector spaces, Two Channel Perfect Reconstruction conditions; Design of PR filters Lattice Implementations of Orthonormal Filter Banks, Applications of Maximally Decimated filter banks to an audio signal, Introduction to Time Frequency Expansion, The STFT, The Gabor Transform, The Wavelet transform, Recursive Multi resolution Decomposition.	10 Hrs



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



**Text Books:**

<b>Sl No</b>	<b>Title</b>	<b>Authors</b>	<b>Volume and Year of Edition</b>
<b>1</b>	Modern Digital Signal Processing	Roberto Cristi	Cengage Learning; 1 <sup>ST</sup> edition , 2003, ISBN-13: 978-0534400958
<b>2</b>	Digital Signal Processing: A Computer Based Approach	S.K. Mitra	III edition, Tata McGraw Hill, India,2007, ISBN-13: 978-1259098581

**Reference Books:**

<b>Sl No</b>	<b>Title</b>	<b>Authors</b>	<b>Volume and Year of Edition</b>
<b>1</b>	Digital Signal Processing, a practitioners approach	E.C. Ifeachor and B W Jarvis	II Edition, Pearson Education, India, 2002 Reprint.
<b>2</b>	Digital Signal Processing	Proakis and Manolakis	Prentice Hall 1996(third edition)



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



## **Department of Electronics and Communication**

### **M.Tech in Digital Electronics**

Syllabus for the Academic Year - 2020 - 2021

**Semester: II**

**Subject Name: SYTHESIS AND OPTIMIZATION OF DIGITAL CIRCUILTS**

**Subject Code: 20MDEL22**

#### **Course Objectives:**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	To understand different methods used for the simplification of Boolean functions.
<b>2</b>	To understand the concepts of system modelling and different optimizations of combinational , synchronous, and asynchronous sequential circuits.
<b>3</b>	To outline the formal procedures for the analysis and synthesis of combinational circuits and sequential circuits using computer aided synthesis.

#### **Course Outcomes:**

<b>Course outcome</b>	<b>Descriptions</b>
<b>CO1</b>	Understand the terminologies of graph theory and its algorithms to optimize a Boolean equation.
<b>CO2</b>	Understand the process of synthesis and optimization in a top down approach for digital circuits models using HDLs.
<b>CO3</b>	Apply different two level and multilevel optimization algorithms for combinational circuits.
<b>CO4</b>	Apply the different sequential circuit optimization methods using state models and network models.



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



<b>UNIT</b>	<b>Description</b>	<b>Hours</b>
I	<b>Introduction:</b> Microelectronics, semiconductor technologies and circuit taxonomy, Microelectronic design styles, computer aided synthesis and optimization. <b>Graphs:</b> Notation, undirected graphs, directed graphs, combinatorial optimization, Algorithms, tractable and intractable problems, algorithms for linear and integer programs, graph optimization problems and algorithms, Boolean algebra and Applications.	<b>12</b>
II	<b>Hardware Modeling:</b> Hardware Modeling Languages, distinctive features, structural hardware language, Behavioral hardware language, HDLs used in synthesis, abstract models, structures logic networks, state diagrams, dataflow and sequencing graphs, compilation and optimization techniques.	<b>10</b>
III	<b>Two Level Combinational Logic Optimization:</b> Logic optimization, principles, operation on two level logic covers, algorithms for logic minimization, symbolic minimization and encoding property, minimization of Boolean relations.	<b>10</b>
IV	<b>Multiple Level Combinational Optimizations:</b> Models and transformations for combinational networks, algebraic model, Synthesis of testable network, algorithm for delay evaluation and optimization, rule based system for logic optimization.	<b>10</b>
V	<b>Sequential Circuit Optimization:</b> Sequential circuit optimization using state based models, sequential circuit optimization using network models. <b>Cell Library Binding:</b> Algorithms for Technology mapping – Structural and Boolean matching, Simulation & Static Timing analysis - Event driven simulation – zero delay, unit delay and nominal delay simulation, Timing analysis at the logic level, Delay models, Delay graph, static sensitization.	<b>10</b>



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



**Text Books:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
<b>1</b>	Synthesis and Optimization of Digital Circuits	Giovanni De Micheli	Tata McGraw-Hill, 2003.
<b>2</b>	Logic Synthesis	Srinivas Devadas, Abhijit Ghosh, and Kurt Keutzer	McGraw-Hill, USA, 1998.

**Reference Book:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
<b>1</b>	Logic Synthesis and Verification Algorithms	G. D. Hachtel and F. Somenzi	Kluwer Academic Publishers, 1996.
<b>2</b>	Logic Synthesis and Verification	S. Hassoun and T. Sasao, (Editors)	Kluwer Academic publishers, 2002

**SUPPLEMENTARY SOURCE:**

- **NPTEL** Video Lectures



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



## **Department of Electronics and Communication**

### **M.Tech in Digital Electronics**

Syllabus for the Academic Year - 2020 - 2021

**Semester: II**

**Subject Name: MEMS (MICRO ELECTRO MECHANICAL SYSTEMS)**

**Subject Code: 20MDEL23**

#### **Course Objectives:**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	To familiarize with MEMS Materials and Scaling Laws in Miniaturation.
<b>2</b>	To revive various concepts of Engineering Mechanics and Thermo fluid Engineering for Microsystems Design.
<b>3</b>	To study Microsystems Fabrication Process.
<b>4</b>	To familiarize with Microsystems Design, Assembly and Packaging.
<b>5</b>	To explore on various Case Study of MEMS Devices.

#### **Course Outcomes:**

<b>Course outcome</b>	<b>Descriptions</b>
<b>CO1</b>	Understand the fundamentals of MEMS and its Design methodology.
<b>CO2</b>	Understand various Mechanical & Electronics Sensors and its applications.
<b>CO3</b>	Analyze various bonding and packaging techniques in MEMS.
<b>CO4</b>	Understand the scaling issues in MEMS.



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



<b>UNIT</b>	<b>Description</b>	<b>Hours</b>
I	<p><b>OVERVIEW OF MEMS AND MICROSYSTEMS, MEMS MATERIALS AND SCALING LAWS IN MINIATURIZATION:</b></p> <p>MEMS and Microsystems - Microsystems and microelectronics, Microsystems and miniaturization, Working principle of micro system - Micro sensors, Micro actuators, MEMS with Micro actuators.</p> <p>Materials for MEMS - Substrate &amp; wafer, Si as a substrate material, Si compound, Si Piezo-resistors, Gallium Arsenide, quartz, Piezoelectric crystals, polymers packaging Materials.</p> <p>Scaling Laws in Miniaturization-Scaling in Geometry, scaling in Rigid-Body Dynamics, scaling in Electrostatic Forces, scaling in Electromagnetic Forces, scaling in Electricity, scaling in Fluid Mechanics, Scaling in Heat Transfer.</p>	12
II	<p><b>ENGINEERING MECHANICS AND THERMOFLUID ENGINEERING FOR MICROSYSTEMS DESIGN:</b></p> <p>Atomic structure of matter, Ions and ionization, Molecular theory of matter and intermolecular forces, Doping of semiconductors, Diffusion process, Plasma physics, Electrochemistry, Static bending of thin plates, Mechanical vibration analysis, Thermo mechanical analysis, Overview of finite element analysis.</p> <p>Thermo fluid Engineering-Characteristics of Moving Fluids, The Continuity Equation, The Momentum Equation, Incompressible Fluid Flow in Micro conduits, Overview of Heat Conduction in Micro Structures.</p>	10
III	<p><b>MICROSYSTEMS FABRICATION PROCESS:</b></p> <p>Fabrication Process - Photolithography, Ion implantation, Oxidation, Chemical vapor deposition (CVD), Physical vapor deposition, Deposition by Epitaxy, Etching. Manufacturing Process - Bulk Micromachining, Surface Micromachining and LIGA Process.</p>	10
IV	<p><b>MICROSYSTEMS DESIGN, ASSEMBLY AND PACKAGING:</b></p> <p>Micro system Design - Design consideration, process design, Mechanical design, Mechanical design using MEMS. Mechanical packaging of Microsystems, Microsystems packaging, interfacings in Microsystems packaging, packaging technology, selection of packaging materials, signal mapping and transduction.</p>	10
V	<p><b>CASE STUDY OF MEMS DEVICES:</b></p> <p>Case study on strain sensors, Temperature sensors, Pressure sensors, Humidity sensors, Accelerometers, Gyroscopes, RF MEMS Switch, phase shifter, and smart sensors. Case study of MEMS pressure sensor Packaging.</p>	10





**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



**Text Books:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
<b>1</b>	MEMS and Microsystems: design , manufacture, and nanoscale Engineering	Tai-Ran Hsu, John Wiley and Sons, Inc., Hoboken	New Jersey, 2008. 2nd Edition.
<b>2</b>	Foundations of MEMS	Chang Liu	Pearson Indian Print, 1 <sup>st</sup> Edition, 2012.

**Reference Book:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
<b>1</b>	RF MEMS - Theory Design and Technology	Gabriel M Rebeiz	John Wiley & Sons, 2004.
<b>2</b>	Micro sensors MEMS and smart devices	Julian W Gardner	John Wiley and sons Ltd, 2001.



## **Department of Electronics and Communication**

### **M.Tech in Digital Electronics**

Syllabus for the Academic Year - 2020 - 2021

**Semester: II**

**Subject Name: REAL TIME EMBEDDED SYSTEM**

**Subject Code: 20MDEL24**

**L – T – P – C: 4-0-0-4**

#### **Course Objectives:**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	The objective of the course is to learn and understand the implementation and applications of the embedded system.
<b>2</b>	Discuss the historical background of Real-time systems and its classifications.
<b>3</b>	The course also covers the various software development approaches and a operating system services required. Hence the course is the unified approach of both hardware and software in designing the embedded system.
<b>4</b>	Discuss the languages to develop software for Real- Time Applications. The objective of the course is to learn and understand the implementation and applications of the embedded system.

#### **Course Outcomes**

<b>Course outcome</b>	<b>Descriptions</b>
<b>CO1</b>	Describe the differences between the general computing system and the embedded system, also recognize the classification of embedded systems.
<b>CO2</b>	Become aware of the architecture of the ARM processor and its programming aspects (assembly Level)
<b>CO3</b>	Become aware of interrupts, software optimization., Design real time embedded systems using the concepts of RTOS, commercially available RTO's, Analyze various examples of embedded systems



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



	:
--	---

**SYLLABUS**

<b>UNIT</b>	<b>Description</b>	<b>Hours</b>
I	<b>Unit 1: Introduction:</b> Real Time System, Types, Real Time Computing, Design Issue, Sample Systems, Hardware Requirements- Processor in a system, System Memories, System I/O, Other Hardware Devices (A/D, D/A, USART, Watchdog Timers, Interrupt Controllers). Device Drivers, Interrupt Servicing Mechanism & Interrupt Latency.	<b>12</b>
II	<b>Unit 2: ARM Processor Fundamentals and ARM7TDMI:</b> ARM Processor Registers, current program status register, Pipeline Exceptions, Interrupt and vector table, Reset operation. ARM7 TDMI processor block diagram, ARM7TDMI Features, programmer's model, sample programs [Text: 2 chapter 1.1 to 1.4 & chapter 2.1 to 2.4]	<b>10</b>
III	<b>Unit 3: Real Time Operating System: Fundamental Requirements of RTOS,</b> Real Time Kernel Types, Schedulers, Various Scheduling modules with examples, Latency (Interrupt Latency, Scheduling Latency and Context Switching Latency), Tasks, State Transition Diagram, Task Control Block. Inter-task communication and synchronization of tasks.	<b>10</b>
IV	<b>Unit 4: Memory and File management: Pipelining and Cache Memories,</b> Paging and Segmentation, Fragmentation, Address Translation.	<b>10</b>
V	<b>Unit 5: Introduction to VX Works/Mucos/pSOS; Example systems.,</b> development and Verification of Real Time Software: Building Real Time applications; Considerations such as double buffing.	<b>10</b>



**Text Books:**

<b>Sl No</b>	<b>Title</b>	<b>Authors</b>	<b>Volume and Year of Edition</b>
1	“An Embedded software primer”, Pearson Education Inc.,	David E. Simon	2nd edition, Pearson Education (Asia) Pte. Ltd., 2000.
2	ARM System Developer’s Guide	Andrew N. Sloss, Dominic Symes and Chris Wright..	
3	“Real-Time Systems Design and Analysis- an Engineer’s Handbook”-	Philip. A. Laplante,	Second Edition, PHI Publications.

**Reference Books:**

<b>Sl No</b>	<b>Title</b>	<b>Authors</b>	<b>Volume and Year of Edition</b>
1	“Real-Time Systems”,	3.Jane W.S. Liu,	Pearson Education Inc., 2000.
2	“Embedded Systems: Architecture, Programming and Design”,	Rajkamal	Tata McGraw Hill, New Delhi.
3	“Embedded Real Time Systems: Concepts Design and Programming”,	Dr. K.V.K K Prasad,	Dream tech Press New Delhi.



## **Department of Electronics and Communication**

### **M.Tech in VLSI & Embedded systems**

Syllabus for the Academic Year - 2020 - 2021

**Semester: II**

**Subject Name: Digital System Design using Verilog**

**Subject Code: 20MDEL251**

**L – T – P – C : 4-0-0-4**

#### **Course Objectives :**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	Understand the concepts of Real world circuits, Models and Design Methodology.
<b>2</b>	Discuss the Combinational Circuits and Sequential Circuits , its verilog code and its Verification.
<b>3</b>	Implement the design of systems like Memories, interconnect etc.
<b>4</b>	Design and develop the processor basics and I/O interfacing.

#### **Course Outcomes**

<b>Course outcome</b>	<b>Descriptions</b>
<b>CO1</b>	Analyze the knowledge of Digital Systems and Embedded Systems.
<b>CO2</b>	Design and Understand the concepts of Combinational circuits and its Verification.
<b>CO3</b>	Design and Understand the concepts of sequential basics and memories.
<b>CO4</b>	Understand the Concepts of Design methodology and I/O Interfacing circuits



### SYLLABUS

UNIT	Description	Hours
I	<b>Unit 1:</b> <b>Introduction and Methodology:</b> Digital Systems and Embedded Systems, Binary Circuit Elements, Real-World Circuits, Models, Design Methodology. <b>Combinational Basics:</b> Boolean Functions and Boolean Algebra, Binary Coding, Combinational Components and Circuits, Verification of Combinational Circuits.	11Hrs
II	<b>Unit 2:</b> <b>Number Basics:</b> Unsigned and Signed Integers, Fixed and Floating-point Numbers. <b>Sequential Basics:</b> Storage elements, Counters, Sequential Data paths and Control, Clocked Synchronous Timing Methodology.	11Hrs
II	<b>Unit 3:</b> <b>Memories:</b> Concepts, Memory Types, Error Detection and Correction. Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards, Interconnection and Signal Integrity	10Hrs
III	<b>Unit 4:</b> <b>Processor Basics:</b> Embedded Computer Organization, Instruction and Data, Interfacing with memory. <b>I/O interfacing:</b> I/O devices, I/O controllers, Parallel Buses, Serial Transmission, I/O software.	10Hrs
IV	<b>Unit 5:</b> <b>Accelerators:</b> Concepts, case study, Verification of accelerators.  <b>Design Methodology:</b> Design flow, Design optimization, Design for test.	10Hrs

### Text Book:

Sl No	Text Book title	Authors	Volume and Year of Edition
1	Digital Design: An Embedded Systems Approach Using VERILOG	Peter J. Ashenden	Elsevier, 2010.

### Reference Books:

Sl No	Text Book title	Authors	Volume and Year of Edition
1	A Verilog HDL Primer	J. Bhasker	Second Edition, Star Galaxy, 2005
2	A Verilog Synthesis: A Practical Primer	J. Bhasker	Star Galaxy, 1998



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



## **Department of Electronics and Communication**

### **M. Tech in Digital Electronics**

Syllabus for the Academic Year - 2020 - 2021

**Semester: II**

**Subject Name: DSP Integrated Circuits**

**Subject Code: 20MDEL252**

**L – T – P – C: 4-0-0-4**

#### **Course Objectives :**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	To familiarize the concept of DSP and DSP algorithms.
<b>2</b>	Introduction to Multirate systems and finite word length effects
<b>3</b>	To know about the basic DSP processor architectures and the synthesis of the processing elements

#### **Course Outcomes**

<b>Course outcome</b>	<b>Descriptions</b>
<b>CO1</b>	Get to know about the Digital Signal Processing concepts and its algorithms
<b>CO2</b>	Get an idea about finite word length effects in digital filters.
<b>CO3</b>	Concept behind multi rate systems is understood
<b>CO4</b>	Get familiar with the DSP processor architectures and how to perform synthesis of processing elements



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



<b>UNIT</b>	<b>Description</b>	<b>Hours</b>
<b>I</b>	<b>INTRODUCTION TO DSP INTEGRATED CIRCUITS:</b> Introduction to Digital signal processing, Sampling of analog signals, Selection of sample frequency, Signal-processing systems, Frequency response, Transfer functions, Signal flow graphs, Filter structures, Adaptive DSP algorithms, DFT-The Discrete Fourier Transform, FFT Algorithm, Image coding, Discrete cosine transforms, Application specific ICs for DSP.	<b>12</b>
<b>II</b>	<b>DIGITAL FILTERS AND FINITE WORD LENGTH EFFECTS:</b> FIR filters, FIR filter structures, FIR chips, IIR filters, Specifications of IIR filters, Mapping of analog transfer functions, Mapping of analog filter structures, Multi rate systems, Interpolation with an integer factor L, Sampling rate change with a ratio L/M, Multi rate filters. Finite word length effects - Parasitic oscillations, Scaling of signal levels.	<b>10</b>
<b>III</b>	<b>DSP ARCHITECTURES:</b> DSP system architectures, Standard DSP architecture-Harvard and Modified Harvard architecture. Ideal DSP architectures, Multiprocessors and multi computers, Systolic and Wave front arrays, Shared memory architectures.	<b>10</b>
<b>IV</b>	<b>SYNTHESIS OF DSP ARCHITECTURES:</b> Synthesis: Mapping of DSP algorithms onto hardware, Implementation based on complex PEs, Shared memory architecture with Bit – serial PEs. Combinational & sequential networks- Storage elements.	<b>10</b>
<b>V</b>	<b>ARITHMETIC UNIT AND PROCESSING ELEMENTS :</b> Conventional number system, Redundant Number system, Residue Number System, Bit-parallel and Bit-Serial arithmetic, Digit Serial arithmetic, CORDIC Algorithm, Basic shift accumulator, Reducing the memory size, Complex multipliers, Improved shift-accumulator.	<b>10</b>

**Text Books:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
<b>1</b>	Digital Signal Processors	B.Venkatramani, M.Bhaskar	Tata McGraw-Hill, 2002.
<b>2</b>	DSP Integrated Circuits	Lars Wanhammer	Academic press, New York, 1999.

**Reference Book:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
<b>1</b>	VLSI Digital Signal Processing Systems design & Implementation	Keshab Parhi	John Wiley & Sons, 1999.
<b>2</b>	Digital Signal Processing	John J. Proakis, Dimitris G. Manolakis	Pearson Education, 2002.





## **Department of Electronics and Communication**

### **M.Tech in Digital Electronics**

Syllabus for the Academic Year - 2020 - 2021

**Semester: II**

**Subject Name: Neural networks and Fuzzy Logic**

**Subject Code: 20MDEL253**

**L – T – P – C : 4-0-0-4**

#### **Course Objectives :**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	To master the various fundamental concepts of fuzzy logic and artificial neural networks.
<b>2</b>	Learn the architecture and algorithm of Cognitron, Neo cognitron and the concepts of fuzzy associative memory and fuzzy systems.
<b>3</b>	Helps to gain sufficient knowledge to analyze and design the various intelligent control systems

#### **Course Outcomes**

<b>Course outcome</b>	<b>Descriptions</b>
<b>CO1</b>	Understand the basic concepts of fuzzy sets, fuzzy logic, fuzzy associative memory, defuzzification principle of competitive neural networks.
<b>CO2</b>	Design, develop and implement a fuzzy logic based decision-making system.
<b>CO3</b>	Analyze various techniques in feedback and feed forward neural networks.
<b>CO4</b>	Select and train an artificial neural network to be able to perform a certain task or simulate a specific function or system.



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



<b>UNIT</b>	<b>Description</b>	<b>Hours</b>
I	<b>FUNDAMENTALS OF FUZZY LOGIC</b> Basic concepts: fuzzy set theory- basic concept of crisp sets and fuzzy sets- complements- union intersection- combination of operation- general aggregation operation fuzzy relations compatibility relations-orderings- morphisms- fuzzy relational equations- fuzzy set and systems	10
II	<b>ARCHITECTURE OF NEURAL NETWORKS</b> Architectures: motivation for the development of natural networks-artificial neural networks biological neural networks-area of applications-typical Architecture-setting weights- common activations functions- Basic learning rules- Mcculloch-Pitts neuron- Architecture, algorithm, applications- single layer net for pattern classification- Biases and thresholds, linear separability -Hebb's rule- algorithm -perceptron - Convergence theorem-Delta rule.	12
III	<b>BASIC NEURAL NETWORK TECHNIQUES:</b> Back propagation neural net: standard back propagation-architecture algorithm- derivation of learning rules-number of hidden layers--associative and other neural networks- hetero associative memory neural net, auto associative net- Bidirectional associative memory-applications-Hopfield nets-Boltzman machine.	10
IV	<b>COMPETITIVE NEURAL NETWORKS</b> Neural network based on competition: fixed weight competitive nets- Kohonen self organizing maps and applications-learning vector quantization-counter propagation nets and applications adaptive resonance theory: basic architecture and operation- architecture, algorithm, application and analysis of ART1 & ART2	10
V	<b>SPECIAL NEURAL NETWORKS</b> Cognitron and Neocognitron- architecture, training algorithm and application-fuzzy associate memories, fuzzy system architecture- comparison of fuzzy and neural systems	10

**Text Books:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
1	<b>Fuzzy sets and fuzzy logic: theory and applications</b>	<b>George j. Klir and bo yuan</b>	Prentice hall, 1994
2	<b>Fundamentals of Neural Networks: Architectures, Algorithms And Applications</b>	<b><u>Laurene V. Fausett</u></b>	<b>Prentice hall, 1st Edition</b>



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



**Reference Book:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
<b>1</b>	Neural network and Fuzzy System	Bart Kosko	Prentice Hall-1994.
<b>2</b>	Fuzzy sets  University and information	J.Klin and T.A.Folger	Prentice Hall -1996
<b>3</b>	Introduction to artificial neural systems	J.M.Zurada	Jaico Publication house,Delhi 1994
<b>4</b>	C++ Neural network and fuzzy logic	VallusuRao and HayagvnaRao	BPB and Publication, New Delhi,1996



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



## **Department of Electronics and Communication**

### **M.Tech in Digital Electronics**

Syllabus for the Academic Year - 2020 - 2021

**Semester: II**

**Subject Name: Modern DSP Lab**

**Subject Code: 20MDELL27**

**L – T – P – C: 0-0-3-1**

**Course Objectives:**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	To train students to simulate digital filters
<b>2</b>	To design DSP systems to perform filtering and other basic operations

**Course Outcomes**

<b>Course outcome</b>	<b>Descriptions</b>
<b>CO1</b>	Design IIR and FIR filters
<b>CO2</b>	Realize digital filters
<b>CO3</b>	Simulate DSP systems using MATLAB tool



## SYLLABUS

Description
<p>USING MATLAB, write program for the following and simulate.</p> <ol style="list-style-type: none"><li>A LTI system is defined by the difference equation <math>y[n] = x[n] + x[n-1] + x[n-2]</math>.<ol style="list-style-type: none"><li>Determine the impulse response of the system and sketch it.</li><li>Determine the output <math>y[n]</math> of the system when the input is <math>x[n] = u[n]</math>.</li><li>Determine the output of the system when the input is a complex exponential <math>x[n] = 2e^{j0.2\pi n}</math></li></ol></li><li>Computation of FFT when N is not a power of 2.</li><li>Sampling rate conversion and spectrum plot.</li><li>Record machinery noise like fan or blower or diesel generator and obtaining its spectrum.</li><li>Fourier Transform and its inverse Fourier Transform of an image.</li><li>Design a simple digital FIR filter with real co-efficients to remove a narrowband (i.e., sinusoidal) disturbance with frequency <math>F_0=50</math> Hz. Let <math>F_s=300</math> Hz is the sampling frequency.<ol style="list-style-type: none"><li>Determine the desired zeros and poles of the filter.</li><li>Determine the filter coefficients with the gain <math>K=1</math>.</li><li>Sketch the magnitude of the frequency response.</li></ol></li><li>Design an IIR filter with real co-efficients with same specifications mentioned in Q2 and repeats the steps (a) to (c).</li><li>Generate a signal with two frequencies <math>x(t)=3\cos(2\pi F_1 t) + 2\cos(2\pi F_2 t)</math> sampled at <math>F_s=8</math> kHz. Let <math>F_1=1</math> kHz and <math>F_2=F_1+\Delta</math> and the overall data length be <math>N=256</math> points.<ol style="list-style-type: none"><li>From theory, determine the minimum value of <math>\Delta</math> necessary to distinguish between the two frequencies.</li><li>Verify this result experimentally. Using the rectangular window, look at the DFT with several values of <math>\Delta</math> so that you verify the resolution.</li></ol></li><li>Generate the sequence <math>x[n] = n - 64</math> for <math>n = 0, \dots, 127</math>.</li></ol>



(a) Let  $X[k] = \text{DFT}\{x[n]\}$ . For various values of  $L$ , set to zero the “high frequency coefficients”  $X[64-L] = \dots X[64] = \dots = X[64+L] = 0$  and take the inverse DFT. Plot the results.

(b) Let  $\text{XDCT}[k] = \text{DCT}(x[n])$ . For the same values of  $L$ , set to zero the “high frequency coefficients”  $\text{XDCT}[127-L] = \dots \text{XDCT}[127]$ . Take the inverse DCT for each case and compare the reconstruction with the previous case.

10. Design a discrete time low pass filter with the specifications given below:

Sampling frequency = 2 kHz.

Pass band edge = 260 Hz

Stop band edge = 340 Hz

Max. pass band attenuation = 0.1 dB

Minimum stop band attenuation = 30 dB

Use the following design methodologies:

Hamming windowing, Kaiser Windowing and Applying bilinear transformation to a suitable, analog Butterworth filter.



**Department of Electronics and Communication**

**M.Tech in VLSI & Embedded systems**

Syllabus for the Academic Year - 2020 - 2021

**Semester: IV**

**Subject Name: Memory Technologies**

**Subject Code: 20MDEL411**

**L – T – P – C:4-0-0-4**

**Course Objectives :**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	Understand the various benefits involved in Memory Technologies design and typical design goals related to Memories.
<b>2</b>	Apply the concepts of memory hybrids.
<b>3</b>	Understand the concepts related to advanced memory technologies, co-design and various memory packaging issues.

**Course Outcomes**

<b>Course outcome</b>	<b>Descriptions</b>
<b>CO1</b>	Interpret the different challenges involved in Memory Technologies and compare different Memories such as RAMS, DRAMS and Non-Volatile Memories.(L2).
<b>CO2</b>	Explain various memory architecture and high density memory packaging technologies in Memory Technologies.(L2).



<b>CO3</b>	Explain the design concepts of Memory design with reference to hybrid memory packaging related problems.(L2).
------------	---

## SYLLABUS

<b>UNIT</b>	<b>Description</b>	<b>Hours</b>
I	<b>Random Access Memory Technologies:</b> Static Random Access Memories (SRAMs), SRAM Cell Structures, MOS SRAM Architecture, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, Advanced SRAM Architectures, Application Specific SRAMs.	10
II	<b>DRAM:</b> MOS DRAM Cell, BiCMOS DRAM, Error Failures in DRAM, Advanced DRAM Design and Architecture, Application Specific DRAMs. SRAM and DRAM Memory controllers	10
III	<b>Non-Volatile Memories:</b> Masked ROMs, PROMs, Bipolar & CMOS PROM, EEPROMs, Floating Gate EPROM Cell, OTP EPROM, EEPROMs, Non-volatile SRAM, Flash Memories.	10
IV	<b>Advanced Memory Technologies and High-density Memory Packing Technologies:</b> Ferroelectric Random Access Memories (FRAMs), Gallium Arsenide (GaAs) FRAMs, Analog Memories, Magneto Resistive Random Access Memories (MRAMs), Experimental Memory Devices.	12
V	<b>Memory Hybrids:</b> Memory Hybrids – 2D & 3D, Memory Stacks, Memory Testing and Reliability Issues, Memory Cards, High Density Memory Packaging	10





**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



**Text Books:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Authors</b>	<b>Volume and Year of Edition</b>
<b>1</b>	“Advanced Semiconductor Memories: Architectures, Designs and Applications”	Ashok K Sharma	Wiley Publications, 2002.

**Reference Book:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Authors</b>	<b>Volume and Year of Edition</b>
<b>1</b>	“VLSI memory chip design”	Kiyooltoh	1 <sup>st</sup> Edition, Springer Series in Advanced Microelectronics, 2001.
<b>2</b>	“Semiconductor Memories: Technology, Testing and Reliability”	Ashok K Sharma,	PHI, 1997.



## **Department of Electronics and Communication**

### **M.Tech in Digital Electronics**

Syllabus for the Academic Year - 2020 - 2021

**Semester: IV**

**Subject Name: RF Microelectronics chip design**

**Subject Code: 20MDEL412**

**L – T – P – C : 4-0-0-4**

#### **Course Objectives :**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	To introduce the theory and concept of radio frequency integrated system.
<b>2</b>	To analyze the performance parameters of radio frequency circuits and identify design trade-off of radio frequency communication systems
<b>3</b>	To enhance their understanding of the design problems encountered in RF integrated circuits.
<b>4</b>	To cover the circuit design theory and their implementation techniques at RF frequencies

#### **Course Outcomes**

<b>Course outcome</b>	<b>Descriptions</b>
	At the end of this course students will be able
<b>CO1</b>	To understand basics of RF and wireless technology.
<b>CO2</b>	To analyze the circuits in analog and digital modulation.
<b>CO3</b>	To understand vlsi technology involved in RF systems.
<b>CO4</b>	To analyze design issues in RF integrated circuits.



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



<b>UNIT</b>	<b>Description</b>	<b>Hours</b>
I	Introduction to RF and Wireless Technology: Complexity, design and applications. Choice of Technology. Basic concepts in RF Design: Nonlinearly and Time Variance, inters symbol Interference, random processes and Noise. Definitions of sensitivity and dynamic range, conversion Gains and Distortion.	10 Hours
II	Analog and Digital Modulation for RF circuits: Comparison of various techniques for power efficiency. Coherent and Non coherent deflection. Mobile RF Communication systems and basics of Multiple Access techniques. Receiver and Transmitter Architectures and Testing heterodyne, Homodyne, Image-reject, Direct-IF and sub-sampled receivers. Direct Conversion and two steps transmitters. BJT and MOSFET behavior at RF frequencies Modeling of the transistors and SPICE models. Noise performance and limitation of devices. Integrated Parasitic elements at high frequencies and their monolithic implementation.	16 hours
III	Basic blocks in RF systems and their VLSI implementation : Low Noise Amplifiers design in various technologies, Design of Mixers at GHz frequency range. Various Mixers, their working and implementations, Oscillators: Basic topologies VCO and definition of phase noise. Noise-Power trade-off. Resonatorless VCO design. Quadrature Single-sideband generators.	12 Hours



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



IV	Radio Frequency Synthesizers: PLLS, Various RF synthesizer architectures and frequency dividers, Power Amplifiers design. Linearisation techniques	8 Hours
V	Design issues in integrated RF filters., Some discussion on available CAD tools for RF VLSI designs	6 Hours

**Text Books:**

Sl No	Text Book title	Author	Volume and Year of Edition
1	RF Microelectronics,.	B.Razavi,	Prentice-Hall PTR,1998
2	The Design of CMOS Radio-Frequency Integrated Circuits	T.H.Lee	Press, 1998.

**Reference Book:**

Sl No	Text Book title	Author	Volume and Year of Edition
1	CMOS Circuit Design ,Layout and Simulation,	R.Jacob Baker,H.W.Li, and D.E. Boyce	Prentice-Hall of ,1998.
2	Mixed Analog and Digital VLSI Devices and Technology.	Y.P. Tsividis	McGraw Hill,1996



## **Department of Electronics and Communication**

### **M.Tech in Digital Electronics**

Syllabus for the Academic Year - 2020 - 2021

**Semester: IV**

**Subject Name: Reliability Engineering**

**Subject Code:20MDEL413**

**L – T – P – C: 4-0-0-4**

**Course Objectives:**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	<b>Understand and emphasizes dependability in the lifecycle management of a product.</b>
<b>2</b>	<b>Apply and identify and manage assets reliability risks that could adversely affect plant or business operations.</b>
<b>3</b>	<b>Understand the concepts related to reliability engineering</b>

**Course Outcomes**

<b>Course outcome</b>	<b>Descriptions</b>
<b>CO1</b>	<b>Interpret the basic concepts of reliability engineering and its measures</b>
<b>CO2</b>	<b>Predict the reliability at system level using various models</b>
<b>CO3</b>	<b>Design the test plan to meet the reliability requirements</b>
<b>CO4</b>	<b>Predict and estimate the reliability from failure data</b>



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



<b>UNIT</b>	<b>Description</b>	<b>Hours</b>
I	<b>Introduction</b> :Basic definitions: Reliability, Availability, Serviceability, Failure rate,ReliabilityMathematics, Failure distribution - constant failure rate model, Time dependent failure rate models and its types, Bath tub curve. case study or Videos on Human Reliability,Software Reliability.	10
II	<b>System Reliability:</b> Reliability Block Diagram - Series, Parallel & combined seriesparallelconfigurations;redundant-active and passive types, Failure Mode, Effects and Criticality Analysis (FMECA), Failure Reporting, Analysis and Corrective Action System (FRACAS),Fault Tree Analysis (FTA), System state analysis-Markov Model, Availability, Downtime.	10
III	<b>Reliability testing:</b> Failures and types of failures; Intrinsic & extrinsic failures;Failurecascade; Failure mode; Failure rate, MTTF, MTBF, Accelerated life testing (ALT) -Qualitative ALT, Quantitative ALT & its types, AF, Samples	10
IV	<b>Reliability estimation and life Prediction:</b> Types of Failure data - Datacensoring,Parametric and Non Parametric distribution, Probability density function,Exponential, Normal, lognormal &weibull distributions, weibull Goodness of fit distributions,Electronics reliability prediction-parts count, parts stress method, MIL standard, Naval Surface Warfare Center (NSWC).	10
V	<b>Reliability Management:</b> Design for Reliability, Relationship between Reliability and safetyfactor, Stress-Strength interference theory, Reliability growth testing, Reliability centered maintenance (RCM), Spares planning.	12

**Text Books:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
1	Reliability Engineering,	Kailash C. Kapur, Michael Pecht,	John Wiley & Sons, 2014.
2	“Reliability Engineering”	Srinath L.S	East-West Press Pvt Ltd, New Delhi,1998.



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



**Reference Book:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
<b>1</b>	<b>Reliability and Risk analysis</b>	Modarres	Marshall Dekker Inc.1993.
<b>3</b>	<b>“Introduction to Reliability in Design”</b>	Smith C.O.Roy Billington and Ronald N. Allan	, McGraw Hill, London, 1976.
<b>4</b>	<b>“An introduction to Reliability and Maintainability engineering”,</b>	Charles E. Ebeling,	TMH, 2004



**Department of Electronics and Communication**

**M.Tech in VLSI & Embedded systems**

Syllabus for the Academic Year - 2020 - 2021

**Semester: IV**

**Subject Name: Internet of Things**

**Subject Code: 20MDEL421**

**L - T - P - C : 4-0-0-4**

**Course Objectives: The students will be able to:**

<b>Sl.No</b>	<b>Course Objectives</b>
<b>1</b>	Understand the way the number of devices in the Physical world, with different type of technologies, the mode of interconnections and the integration is enabled in order that intelligent services are provided.
<b>2</b>	Obtain information about collaborating and integrating the data from different objects subjected to non-uniformity, inconsistency and inaccuracy
<b>3</b>	Understand the Complete way of realizing smart services like surveillance networks.

**Course Outcomes**

<b>Course outcome</b>	<b>Descriptions</b>
CO1	Outline the OSI model for the IOT/M2M Systems. (L1)
CO2	Interpret the architecture and design principles for IOT. (L3)
CO3	Study the Programming for IOT applications. (L3 & L4)
CO4	Describe the conventional Protocols which are adaptive to the Wireless Sensor networks. (L2)





<b>UNIT</b>	<b>Description</b>	<b>Hours</b>
I	<b>Overview of Internet of Things:</b> IoT Conceptual Framework, IoT Architectural View, Technology Behind IoT, Sources of IoT,M2M communication, Examples of IoT. Modified OSI Model for the IoT/M2M Systems, data enrichment, data consolidation and device management at IoT/M2M Gateway, web communication protocols used by connected IoT/M2M devices, Message communication protocols (CoAP-SMS, CoAP-MQ, MQTT,XMPP) for IoT/M2M devices.	10
II	<b>Architecture and Design Principles for IoT:</b> Internet connectivity, Internet-based communication,IPv4, IPv6,6LoWPAN protocol, IP Addressing in the IoT, Application layer protocols: HTTP, HTTPS,FTP,TELNET and ports.	10
III	<b>Data Collection, Storage and Computing using a Cloud Platform:</b> Introduction, Cloud computing paradigm for data collection, storage and computing, Cloud service models, IoT Cloud- based data collection, storage and computing services using Nimbits.	10
IV	<b>Prototyping and Designing Software for IoT Applications:</b> Introduction, Prototyping Embedded device software, Programming Embedded Device Arduino Platform using IDE, Reading data from sensors and devices, Devices, Gateways, Internet and Web/Cloud services software development.  Programming MQTT clients and MQTT server. Introduction to IoT privacy and security. Vulnerabilities, security requirements and threat analysis, IoT Security Tomography and layered attacker model.	10
V	<b>Communication Protocols:</b> Physical Layer and Transceiver Design Considerations, MAC Protocols for Wireless Sensor Networks, Low Duty Cycle Protocols And Wakeup Concepts - S-MAC , The Mediation Device Protocol, Wakeup Radio Concepts, Contention based protocols(CSMA,PAMAS), Schedule based protocols (LEACH, SMACS, TRAMA) Address and Name Management in WSNs, Assignment of MAC Addresses, Routing Protocols- Energy-Efficient Routing, Geographic Routing, Hierarchical networks by clustering.	10

Text Books:



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



Sl No	Text Book title	Author	Volume and Year of Edition
1	Internet of Things-Architecture and design principles	Raj Kamal	McGraw Hill Education
2	Protocols and Architectures for Wireless Sensor Networks	Holger Karl & Andreas Willig	John Wiley, 2005.
3	Wireless Sensor Networks- An InformationProcessing Approach	Feng Zhao & Leonidas J. Guibas.	Elsevier, 2007

Reference Book:

Sl No	Text Book title	Author	Volume and Year of Edition
1	Wireless Sensor Networks Technology, Protocols and Applications	Kazem Sohraby, Daniel Minoli & Taieb Znati.	John Wiley, 2007
2	Wireless Sensor Network Designs	Anna Hac	John Wiley, 2003.



**Department of Electronics and Communication**

**M.Tech in VLSI & Embedded systems**

Syllabus for the Academic Year - 2020 - 2021

**Semester: IV**

**Subject Name: DEEP LEARNING**

**Subject code : 20MDEL422**

**L – T – P – C:4-0-0-4**

**Course Objectives**

<b>Sl.No</b>	<b>Course Objectives</b>
1	To present the mathematical, statistical and computational challenges of building neural network.
2	To study the concepts of deep learning and introduce dimensionality reduction techniques.
3	To enable the students to know deep learning techniques to support real-time applications.
4	To examine the case studies of deep learning techniques.

**Course Outcomes**

<b>Course outcome</b>	<b>Descriptions</b>
<b>CO1</b>	Understand basics of deep learning Implement various deep learning models.
<b>CO2</b>	Realign high dimensional data using reduction techniques.
<b>CO3</b>	Analyze optimization and generalization in deep learning.
<b>CO4</b>	Explore the deep learning applications.



**UNIT – I: INTRODUCTION**

Introduction to machine learning- Linear models (SVMs and Perceptrons, logistic regression)- Intro to Neural Nets: What a shallow network computes- Training a network:loss functions, back propagation and stochastic gradient descent- Neural networks as universalfunction approximates. **12Hours**

**UNIT-II:DEEP NETWORKS**

History of Deep Learning- A Probabilistic Theory of Deep Learning- Backpropagation and regularization, batch normalization- VC Dimension and Neural Nets- Deep VsShallow Networks, Convolutional Networks- Generative Adversarial Networks (GAN), SemisupervisedLearning. **10Hours**

**UNIT-III: DIMENTIONALITY REDUCTION**

Linear (PCA, LDA) and manifolds, metric learning – Autoencoders and dimensionality reduction in networks - Introduction to Convnet - Architectures –AlexNet, VGG, Inception. **10Hours**

**UNIT-IV:OPTIMIZATION AND GENERALIZATION**

Optimization in deep learning– Non-convex, optimization for deep networks- Stochastic Optimization Generalization in neural networks- SpatialTransformer Networks- Recurrent networks. **10Hours**

**UNIT-V: CASE STUDY AND APPLICATIONS**

Imagenet- Detection-Audio Wave Net-Natural LanguageProcessing Word2Vec - Joint Detection BioInformatics- Face Recognition- Scene Understanding-Gathering Image Captions. **10Hours**

**Text Books:**

Sl No	Title	Authors	Volume and Year of Edition
1	Advanced Data Analysis from an Elementary Point of View	CosmaRohillaShalizi,	2015.

**Reference Books:**

Sl No	Title	Authors	Volumeand Year of Edition
1	Deep Learning: Methods and Applications	Deng & Yu,	New Publishers, 2013
2	Deep Learning	Ian Goodfellow, YoshuaBengio, Aaron Courville	MIT Press, 2016.
3	Neural Networks and Deep Learning	Michael Nielsen	Determination Press, 2015



## **Department of Electronics and Communication**

### **M.Tech in Digital Electronics**

Syllabus for the Academic Year - 2020 - 2021

**Semester: IV**

**Subject Name: AD HOC Wireless Networks**

**Subject Code: 20MDEL423**

**L – T – P – C : 4-0-0-4**

**Course Objectives :**

Sl.No	Course Objectives
1	To make students learn fundamentals of Adhoc networks and sensor nodes.
2	To provide in depth knowledge on sensor node architecture, design issues and routing algorithms.
3	To understand transport layer and security issues possible in Ad-hoc and sensor networks
4	To provide exposure on mote programming platforms and tools

**Course Outcomes**

<b>Course outcome</b>	<b>Descriptions</b>
CO1	Technical know how the fundamentals of Adhoc networks and wireless sensor Networks. (L2)
CO2	Apply this knowledge to identify appropriate routing technique suitable to user requirements. (L3)
CO3	Applying this knowledge to identify suitable physical and MAC and transport layer Protocols. (L3)
CO4	Familiarize with the OS and energy significance of WSN to build basic modules. (L4)



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



<b>UNIT</b>	<b>Description</b>	<b>Hours</b>
I	Ad Hoc Networks – Introduction And Routing Protocols Elements of Ad hoc Wireless Networks, Issues in Ad hoc wireless networks, Example commercial applications of Ad hoc networking, Ad hoc wireless Internet, Issues in Designing a Routing Protocol for Ad Hoc Wireless Networks, Classifications of Routing Protocols, Table Driven Routing Protocols – Destination Sequenced Distance Vector (DSDV), On–Demand Routing protocols –Ad hoc On–Demand Distance Vector Routing (AODV).	11
II	Challenges for Wireless Sensor Networks, Enabling Technologies for Wireless Sensor Networks, WSN application examples, Single-Node Architecture – Hardware Components, Energy Consumption of Sensor Nodes, Network Architecture – Sensor Network Scenarios, Transceiver Design Considerations, Optimization Goals and Figures of Merit	10
III	MAC Protocols for Wireless Sensor Networks, Low Duty Cycle Protocols And Wakeup Concepts – S-MAC, The Mediation Device Protocol, Contention based protocols – PAMAS, Schedule based protocols – LEACH, IEEE 802.15.4 MAC protocol, Routing Protocols, Energy Efficient Routing, Challenges and Issues in Transport layer protocol.	11
IV	Network Security Requirements, Issues and Challenges in Security Provisioning, Network Security Attacks, Layer wise attacks in wireless sensor networks, possible solutions for jamming, tampering, black hole attack, flooding attack. Key Distribution and Management, Secure Routing – SPINS, reliability requirements in sensor networks.	10
V	Sensor Node Hardware – Berkeley Motes, Programming Challenges, Node-level software platforms – TinyOS, nesC, CONTIKIOS, Node-level Simulators – NS2 and its extension to sensor networks, COOJA, TOSSIM, Programming beyond individual nodes – State centric programming.	10

**Text Books:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
1	Ad-hoc Wireless Networks	C. Siva Ram Murthy & B. S. Manoj:	2nd Edition, Pearson Education, 2011



**SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY- TUMAKURU**  
(A constituent College of Siddhartha Academy of Higher Education, Tumakuru)



**Reference Book:**

<b>Sl No</b>	<b>Text Book title</b>	<b>Author</b>	<b>Volume and Year of Edition</b>
<b>1</b>	Ad-hoc Wireless Networks	Ozan K. Tonguz and Gianguigi Ferrari:	John Wiley, 2007.
<b>2</b>	Ad-hoc Wireless Networking	Xiuzhen Cheng, Xiao Hung, Ding-Zhu Du:	Kluwer Academic Publishers,2004.
<b>3</b>	Ad-hoc Mobile Wireless Networks- Protocols and Systems,	C.K. Toh	Pearson Education, 2002