# Π

# Design and Fabrication

#### **15 Materials for Microelectromechanical Systems** Christian A. Zorman, Mehran Mehregany

Introduction • Šingle-Crystal Silicon • Polysilicon • Silicon Dioxide • Silicon Nitride • Germanium-Based Materials • Metals • Silicon Carbide • Diamond • III–V Materials

Piezoelectric Materials 
 Conclusions

#### 16 MEMS Fabrication Marc J. Madou

Micromachining: Introduction • Historical Note • Silicon Crystallography • Silicon as a Substrate and Structural Material • Wet Isotropic and Anisotropic Etching • Etching With Bias and/or Illumination of the Semiconductor • Etch-Stop Techniques • Problems with Wet Bulk Micromachining • Wet Bulk Micromachining Examples • Surface Micromachining: Introduction • Historical Note • Mechanical Properties of Thin Films • Surface Micromachining Processes • Poly-Si Surface Micromachining Modifications • Non-Poly-Si Surface Micromachining Modifications • Resists as Structural Elements and Molds in Surface Micromachining • Materials Case Studies • Polysilicon Surface Micromachining Examples

#### 17 LIGA and Other Replication Techniques Marc J. Madou

Introduction • LIGA Processes—Introduction to the Technology • LIGA Applications • Technological Barriers and Competing Technologies

#### **18 X-Ray-Based Fabrication** Todd Christenson

Introduction • DXRL Fundamentals • Mold Filling • Material Characterization and Modification • Planarization • Angled and Re-entrant Geometry • Multilayer DXRL Processing • Sacrificial Layers and Assembly • Applications • Conclusions

# 19 Electrochemical Fabrication (EFAB<sup>™</sup>) Adam L. Cohen Introduction • Background • A New SFF Process • Instant Masking • EFAB • Detailed Process Flow • Microfabricated Structures • Automated EFAB Process Tool

• Materials for EFAB • EFAP Performance • EFAB Compared with Other SFF Processes • EFAB Compared with Other Microfabrication Processes • EFAB Limitations and Shortcomings • EFAB Applications • The Future of EFAB

#### 20 Fabrication and Characterization of Single-Crystal Silicon Carbide MEMS Robert S. Okojie

Introduction • Photoelectrochemical Fabrication Principles of 6H-SiC • Characterization of 6H-SiC Gauge Factor • High-Temperature Metallization • Sensor Characteristics • Summary

- 21 Deep Reactive Ion Etching for Bulk Micromachining of Silicon Carbide Glenn M. Beheim Introduction • Fundamentals of High-Density Plasma Etching • Fundamentals of SiC Etching Using Fluorine Plasmas • Applications of SiC DRIE: Review • Applications of SiC DRIE: Experimental Results • Applications of SiC DRIE: Fabrication of a Bulk Micromachined SiC Pressure Sensor • Summary
- Microfabricated Chemical Sensors for Aerospace Applications Gary W. Hunter, Chung-Chiun Liu, Darby B. Makel Introduction • Aerospace Applications • Sensor Fabrication Technologies
   • Chemical Sensor Development • Future Directions, Sensor Arrays and Commercialization • Commercial Applications • Summary
- 23 Packaging of Harsh-Environment MEMS Devices Liang-Yu Chen, Jih-Fen Lei Introduction • Material Requirements for Packaging Harsh-Environment MEMS
   • High-Temperature Electrical Interconnection System • Thermomechanical Properties of Die-Attach • Discussion

# 15 Materials for Microelectromechanical Systems

#### Christian A. Zorman

Case Western Reserve University

#### Mehran Mehregany

Case Western Reserve University

- 15.1 Introduction
- 15.2 Single-Crystal Silicon
- 15.3 Polysilicon
- 15.4 Silicon Dioxide
- 15.5 Silicon Nitride
- 15.6 Germanium-Based Materials
- 15.7 Metals
- 15.8 Silicon Carbide
- 15.9 Diamond
- 15.10 III-V Materials
- 15.11 Piezoelectric Materials
- 15.12 Conclusions

# 15.1 Introduction

Without question, one of the most exciting technological developments during the last decade of the 20th century was the field of microelectromechanical systems (MEMS). MEMS consists of microfabricated mechanical and electrical structures working in concert for perception and control of the local environment. It was no accident that the development of MEMS accelerated rapidly during the 1990s, as the field was able to take advantage of innovations created during the integrated circuit revolution of the 1960s to the 1980s, in terms of processes, equipment and materials. A well-rounded understanding of MEMS requires a mature knowledge of the materials used to construct the devices, as the material properties of each component can influence device performance. Because the fabrication of MEMS structures often depends on the use of structural, sacrificial and masking materials on a common substrate, issues related to etch selectivity, adhesion, microstructure and a host of other properties are important design considerations. A discussion of the materials used in MEMS is really a discussion of the material systems used in MEMS, as the fabrication technologies rarely utilize a single material, but rather a collection of materials, each providing a critical function. It is in this light that this chapter is constructed. This chapter does not attempt to present a comprehensive review of all materials used in MEMS because the list of materials is just too long. It does, however, detail a selection of material systems that illustrate the importance of viewing MEMS in terms of material systems as opposed to individual materials.

## 15.2 Single-Crystal Silicon

Use of silicon (Si) as a material for microfabricated sensors can be traced to 1954, when the first paper describing the piezoresistive effect in germanium (Ge) and Si was published [Smith, 1954]. The results of this study suggested that strain gauges made from these materials could be 10 to 20 times larger than those for conventional metal strain gauges, which eventually led to the commercial development of Si strain gauges in the late 1950s. Throughout the 1960s and early 1970s, techniques to mechanically and chemically micromachine Si substrates into miniature, flexible mechanical structures on which the strain gauges could be fabricated were developed and ultimately led to commercially viable, high-volume production of Si-based pressure sensors in the mid 1970s. These lesser known developments in Si microfabrication technology happened concurrently with more popular developments in the areas of Si-based solid-state devices and integrated-circuit (IC) technologies that have revolutionized modern life. The conjoining of Si IC processing with Si micromachining techniques during the 1980s marked the advent of MEMS, and positioned Si as the primary material for MEMS.

There is little question that Si is the most widely known semiconducting material in use today. Singlecrystal Si has a diamond (cubic) crystal structure. It has an electronic band gap of 1.1 eV, and, like many semiconducting materials, it can be doped with impurities to alter its conductivity. Phosphorus (P) is a common dopant for n-type Si and boron (B) is commonly used to produce p-type Si. A solid-phase oxide  $(SiO_2)$  that is chemically stable under most conditions can readily be grown on Si surfaces. Mechanically, Si is a brittle material with a Young's modulus of about 190 GPa, a value that is comparable to steel (210 GPa). Si is among the most abundant elements on Earth that can readily be refined from sand to produce electronic-grade material. Mature industrial processes exist for the low-cost production of single-crystal Si wafered substrates that have large surface areas (>8-in. diameter) and very low defect densities.

For MEMS applications, single-crystal Si serves several key functions. Single-crystal Si is perhaps the most versatile material for bulk micromachining, owing to the availability of well-characterized anisotropic etches and etch-mask materials. For surface micromachining applications, single-crystal Si substrates are used as mechanical platforms on which device structures are fabricated, whether they are made from Si or other materials. In the case of Si-based integrated MEMS devices, single-crystal Si is the primary electronic material from which the IC devices are fabricated.

Bulk micromachining of Si uses wet and dry etching techniques in conjunction with etch masks and etch stops to sculpt micromechanical devices from the Si substrate. From the materials perspective, two key capabilities make bulk micromachining a viable technology: (1) the availability of anisotropic etchants such as ethylene-diamine pyrocatecol (EDP) and potassium hydroxide (KOH), which preferentially etch single-crystal Si along select crystal planes; and (2) the availability of Si-compatible etch-mask and etch-stop materials that can be used in conjunction with the etch chemistries to protect select regions of the substrate from removal.

One of the most important characteristics of etching is the directionality (or profile) of the etching process. If the etch rate in all directions is equal, the process is said to be *isotropic*. By comparison, etch processes that are *anisotropic* generally have etch rates in the direction perpendicular to the wafer surface that are much larger than the lateral etch rates. It should be noted that an "anisotropic" sidewall profile could also be produced in virtually any Si substrate by deep reactive ion etching, ion beam milling or laser drilling.

Isotropic etching of a semiconductor in liquid reagents is commonly used for removal of workdamaged surfaces, creation of structures in single-crystal slices, and patterning single-crystal or polycrystalline semiconductor films. For isotropic etching of Si, the most commonly used etchants are mixtures of hydrofluoric (HF) and nitric (HNO<sub>3</sub>) acid in water or acetic acid (CH<sub>3</sub>COOH), usually called the HNA etching system.

Anisotropic Si etchants attack the (100) and (110) crystal planes significantly faster than the (111) crystal planes. For example, the (100) to (111) etch-rate ratio is about 400:1 for a typical KOH/water etch solution. Silicon dioxide (SiO<sub>2</sub>), silicon nitride (Si<sub>3</sub>N<sub>4</sub>) and some metallic thin films (e.g., Cr, Au) provide good etch masks for most Si anisotropic etchants. In structures requiring long etching times in KOH, Si<sub>3</sub>N<sub>4</sub> is the preferred masking material, due to its chemical durability.

In terms of etch stops, heavily B-doped Si  $(>7 \times 10^{19}/\text{cm}^3)$ , commonly referred to as a p+ etch stop, is effective for some etch chemistries. Fundamentally, etching is a charge transfer process, with etch rates dependent on dopant type and concentration. Highly doped material might be expected to exhibit higher etch rates because of the greater availability of mobile carriers. This is true for isotropic etchants such as HNA, where typical etch rates are 1 to 3  $\mu$ m/min for p- or n-type dopant concentrations greater than  $10^{18}$ /cm<sup>3</sup> and essentially zero for concentrations less than  $10^{17}$ /cm<sup>3</sup>. On the other hand, anisotropic etchants such as EDP and KOH exhibit a much different preferential etching behavior. Si that is heavily doped with B ( $>7 \times 10^{19}$ /cm<sup>3</sup>) etches at a rate that is about 5 to 100 times slower than undoped Si when etched in KOH and 250 times slower when etched in EDP. Etch stops formed by the p+ technique are often less than 10 µm thick, as the B doping is often done by diffusion. Using high diffusion temperatures (e.g., 1175°C) and long diffusion times (e.g., 15 to 20 hours), thick ( $\sim$ 20 µm) p+ etch stop layers can be created. It is also possible to create a p+ etch stop below the Si surface using ion implantation; however, the implant depth is limited to a few microns and a high-energy/high-current ion accelerator is required for implantation. While techniques are available to grow a B-doped Si epitaxial layer on top of a p+ etch stop to increase the thickness of the final structure, this is seldom utilized due to the expense of the epitaxial process step.

Due to the high concentration of B, p+ Si has a high density of defects. These defects are generated as a result of stresses created in the Si lattice due to the fact that B is a smaller atom than Si. Studies of p+ Si report that stress in the resultant films can either be tensile [Ding et al., 1990] or compressive [Maseeh and Senturia, 1990]. These variations may be due to post-processing steps. For instance, thermal oxidation can significantly modify the residual stress distribution in the near-surface region of p+ Si films, thereby changing the overall stress in the film. In addition to the generation of crystalline defects, the high concentration of dopants in the p+ etch-stops prevents the fabrication of electronic devices in these layers. Despite some of these shortcomings, the p+ etch-stop technique is widely used in Si bulk micromachining due to its effectiveness and simplicity.

A large number of dry etch processes are available to pattern single-crystal Si. The process spectrum ranges from physical etching via sputtering and ion milling to chemical plasma etching. Two processes, reactive ion etching (RIE) and reactive ion beam etching (RIBE) combine aspects of both physical and chemical etching. In general, dry etch processes utilize a plasma of ionized gases, along with neutral particles to remove material from the etch surface. Details regarding the physical processes involved in dry etching can be found elsewhere [Wolfe and Tauber, 1999].

Reactive ion etching is the most commonly used dry etch process to pattern Si. In general, fluorinated compounds such as  $CF_4$ ,  $SF_6$  and  $NF_3$  or chlorinated compounds such as  $CCl_4$  or  $Cl_2$  sometimes mixed with He,  $O_2$  or  $H_2$  are used. The RIE process is highly directional, thereby enabling direct pattern transfer from the masking material to the etched Si surface. The selection of masking material is dependent on the etch chemistry and the desired etch depth. For MEMS applications, photoresist and SiO<sub>2</sub> thin films are often used. Si etch rates in RIE processes are typically less than 1  $\mu$ m/min, so dry etching is mostly used to pattern layers on the order of several microns in thickness. The plasmas selectively etch Si relative to  $Si_3N_4$  or  $SiO_2$ , so these materials can be used as etch masks or etch-stop layers. Recent development of deep reactive ion etching processes has extended Si etch depths well beyond several hundred microns, thereby enabling a multitude of new designs for bulk micromachined structures.

# 15.3 Polysilicon

Without doubt the most common material system for the fabrication of surface micromachined MEMS devices utilizes polycrystalline Si (polysilicon) as the primary structural material, SiO<sub>2</sub> as the sacrificial material and Si<sub>3</sub>N<sub>4</sub> for electrical isolation of device structures. Heavy reliance on this material system stems in part from the fact these three materials find uses in the fabrication of ICs and, as a result, film deposition and etching technologies are readily and widely available. Like single-crystal Si, polysilicon can be doped during or after film deposition using standard IC processing techniques. SiO<sub>2</sub> can be grown or deposited over a broad temperature range (e.g., 200 to 1150°C) to meet various process and material

requirements.  $SiO_2$  is readily dissolvable in hydrofluoric acid (HF), an IC-compatible chemical, without etching the polysilicon structural material [Adams, 1988]. HF does not wet bare Si surfaces; as a result, it is automatically rejected from microscopic cavities in between polysilicon layers after a  $SiO_2$  sacrificial layer is completely dissolved.

For surface micromachined structures, polysilicon is an attractive material because it has mechanical properties that are comparable to single-crystal Si, the required processing technology has been developed for IC applications, and it is resistant to  $SiO_2$  etchants. In other words, polysilicon surface micromachining leverages on the significant capital investment made by the IC industry in the important areas of film deposition, patterning and material characterization.

For MEMS and IC applications, polysilicon thin films are commonly deposited by a process known as low-pressure chemical vapor deposition (LPCVD). This deposition technique was first commercialized in the mid-1970s [Rosler, 1977] and has since been a standard process in the microelectronics industry. The typical polysilicon LPCVD reactor (or furnace) is based on a hot-wall, resistance-heated, horizontal, fused-silica tube design. The temperature of the wafers in the furnace is maintained by heating the tube using resistive heating elements. The furnaces are equipped with quartz boats that have closely spaced, vertically oriented slots that hold the wafers. The close spacing requires that the deposition process be performed in the reaction-limited regime to obtain uniform deposition across each wafer surface. In the reaction-limited deposition regime, the deposition rate is determined by the reaction rate of the reacting species on the substrate surface, as opposed to the arrival rate of the reacting species to the surface (which is the diffusion-controlled regime). The relationship between the deposition rate and the substrate temperature in the reaction-limited regime is exponential; therefore, precise temperature control of the reaction chamber is required. Operating in the reaction-limited regime facilitates conformal deposition of the film over the substrate topography, an important aspect of multilayer surface micromachining. Commercial equipment is available to accommodate furnace loads exceeding 100 wafers.

Typical deposition conditions utilize temperatures from 580 to  $650^{\circ}$ C and pressures ranging from 100 to 400 mtorr. The most commonly used source gas is silane (SiH<sub>4</sub>), which readily decomposes into Si on substrates heated to these temperatures. Gas flow rates depend on the tube diameter and other conditions. For processes performed at  $630^{\circ}$ C, the polysilicon deposition rate is about 100 Å/min. The gas inlets are typically at the load door end of the tube, with the outlet to the vacuum pump located at the opposite end. For door injection systems, depletion of the source gas occurs along the length of the tube. To keep the deposition rate uniform, a temperature gradient is maintained along the tube so that the increased deposition rate associated with higher substrate temperatures offsets the reduction due to gas depletion. Typical temperature gradients range from 5 to  $15^{\circ}$ C along the tube length. Some systems incorporate an injector inside the tube to allow for the additional supply of source gas to offset depletion effects. In this case, the temperature gradient along the tube is zero. This is an important modification, as the microstructure and physical properties of the deposited polysilicon are a function of the deposition temperature.

Polysilicon is made up of small single-crystal domains called *grains*, whose orientations and/or alignment vary with respect to each other. The roughness often observed on polysilicon surfaces is due to the granular nature of polysilicon. The microstructure of the as-deposited polysilicon is a function of the deposition conditions [Kamins, 1998]. For typical LPCVD processes (e.g., 100% SiH<sub>4</sub> source gas, 200 mtorr deposition pressure), the amorphous-to-polycrystalline transition temperature is about 570°C, with amorphous films deposited below this temperature (Figure 15.1) and polycrystalline films above this temperature (Figure 15.2). As the deposition temperature increases significantly above  $570^{\circ}$ C, the grains are very fine and equiaxed, while at  $625^{\circ}$ C, the grains are larger and have a columnar structure that is aligned perpendicular to the plane of the substrate [Kamins, 1998]. In general, the grain size tends to increase with film thickness across the entire range of deposition temperatures. As with grain size, the crystalline orientation of the polysil-icon grains is dependent on the deposition temperature. For example, under standard LPCVD conditions (100% SiH<sub>4</sub>, 200 mtorr), the crystal orientation of polysilicon is predominantly (110) for substrate temperatures between 600 and  $650^{\circ}$ C. In contrast, the (100) orientation is dominant for substrate temperatures between 650 and 700°C.




FIGURE 15.1 TEM micrograph of an amorphous Si film deposited at 570°C.




FIGURE 15.2 TEM micrograph of a polysilicon film deposited at 620°C.

During the fabrication of micromechanical devices, polysilicon films typically undergo one or more high-temperature processing steps (e.g., doping, thermal oxidation, annealing) after deposition. These high-temperature steps can cause recrystallization of the polysilicon grains, leading to a reorientation of the film and a significant increase in average grain size. Consequently, the polysilicon surface roughness increases with the increase in grain size, an undesirable outcome from a fabrication point of view because surface roughness limits pattern resolution. Smooth surfaces are desired for many mechanical structures, as defects associated with surface roughness can act as initiating points of structural failure. To address these concerns, chemical–mechanical polishing processes that reduce surface roughness with minimal film removal can be used.

Three phenomena influence the growth of polysilicon grains, namely strain-induced growth, grainboundary growth, and impurity drag [Kamins, 1998]. If the dominant driving force for grain growth is the release of stored strain energy caused by such things as doping or mechanical deformation (wafer warpage), grain growth will increase linearly with increasing annealing time. To minimize the energy associated with grain boundaries, the gains tend to grow in a way that minimizes the grain boundary area. This driving force is inversely proportional to the radius of curvature of the grain boundary, and the growth rate is proportional to the square root of the annealing time. Heavy P-doping causes significant grain growth at temperatures as low as 900°C because P increases grain boundary mobility. If other impurities are incorporated in the gain boundaries, they may retard grain growth, which then results in the growth rate being proportional to the cube root of the annealing time.

Thermal oxidation of polysilicon is carried out in a manner essentially identical to that of single-crystal Si. The oxidation rate of undoped polysilicon is typically between that of (100)- and (111)-oriented single-crystal Si. Heavily P-doped polysilicon oxidizes at a rate significantly higher than undoped polysilicon. However, this impurity-enhanced oxidation effect is smaller in polysilicon than in single-crystal Si. The effect is most noticeable at lower oxidation temperatures (<1000°C). Like single-crystal Si, oxidation of polysilicon can be modeled by using process simulation software. For first-order estimates, however, the oxidation rate of (100) Si can be used to estimate the oxidation rate of polysilicon.

The resistivity of polysilicon can be modified by impurity doping using the methods developed for single-crystal doping. Polysilicon doping can be achieved during deposition (called *in situ* doping) or after film deposition either by diffusion or ion implantation. *In situ* doping is achieved by adding reaction gases such as diborane ( $B_2H_6$ ) and phosphine (PH<sub>3</sub>) to the Si-containing source gas. The addition of dopants during the deposition process not only affects the conductivity of the as-deposited films, but also affects the deposition rate. Relative to the deposition of undoped polysilicon, the addition of P reduces the deposition rate while the addition of B increases the deposition rate. *In situ* doping can be used to produce conductive films with uniform doping profiles through the film thickness without the need for high-temperature steps commonly associated with diffusion or ion implantation. Nonuniform doping through the thickness of a polysilicon film can lead to microstructural variations in the thickness direction that can result in stress gradients in the films and subsequent bending of released structural components. In addition, minimizing the maximum required temperature and duration of high-temperature processing steps is important for the fabrication of micromechanical components on wafers that contain temperature-sensitive layers.

The primary disadvantage of *in situ* doping is the complexity of the deposition process. The control of film thickness, deposition rate, and deposition uniformity is more complicated than the process used to deposit undoped polysilicon films, in part because a second gas with a different set of temperatureand pressure-related reaction parameters is included. Additionally, the cleanliness standards of the reactor are more demanding for the doped furnace. Therefore, many MEMS fabrication facilities use diffusionbased doping processes. Diffusion is an effective method for doping polysilicon films, especially for very heavy doping (e.g., resistivities of  $10^{-4} \Omega$ -cm) of thick (>2 µm) films. However, diffusion is a hightemperature process, typically from 900 to 1000°C. Therefore, fabrication processes that require long diffusion times to achieve uniform doping at significant depths may not be compatible with pre-MEMS, complementary metal-oxide-semiconductor (CMOS) integration schemes. Like in situ doping, diffusion processes must be performed properly to ensure that the dopant distribution through the film thickness is uniform, so that dopant-related variations in the mechanical properties through the film thickness are minimized. As will be discussed below, the use of doped oxide sacrificial layers relaxes some of the concerns associated with doping the film uniformly by diffusion, because the sacrificial doped  $SiO_2$  can also be used as a diffusion source. Phosphorous, which is the most commonly used dopant in polysilicon MEMS, diffuses significantly faster in polysilicon than in single-crystal Si, due primarily to enhanced diffusion rates along grain boundaries. The diffusivity in polysilicon thin films (i.e., small equiaxed grains) is about  $1 \times 10^{12}$  cm<sup>2</sup>/s.

Ion implantation is also used to dope polysilicon films. The implantation energy is typically adjusted so that the peak of the concentration profile is near the midpoint of the film. When necessary, several implant steps are performed at various energies in order to distribute the dopant uniformly through the thickness of the film. A high-temperature anneal step is usually required to electrically activate the implanted dopant, as well as to repair implant-related damage in the polysilicon film. In general, the resistivity of implanted polysilicon films is not as low as films doped by diffusion. In addition, the need for specialized implantation equipment limits the use of this method in polysilicon MEMS.

The electrical properties of polysilicon depend strongly on the grain structure of the film. The grain boundaries provide a potential barrier to the moving charge carriers, thus affecting the conductivity of the films. For P-doped polysilicon, the resistivity decreases as the amount of P increases for concentrations up to about  $1 \times 10^{21}$ /cm<sup>3</sup>. Above this value, the resistivity reaches a plateau of about  $4 \times 10^{4} \Omega$ -cm after a 1000°C anneal. The maximum mobility for such a highly P-doped polysilicon is about 30 cm<sup>2</sup>/Vs. Grain boundary and ionized impurity scattering are important factors limiting the mobility [Kamins, 1988].

The thermal conductivity of polysilicon is a strong function of the grain structure of the film [Kamins 1998]. For fine-grain films, the thermal conductivity is about 0.30 to 0.35 W/cm-K, which is about 20 to 25% of the single-crystal value. For thick films with large grains, the thermal conductivity ranges between 50 and 85% of the single-crystal value.

In general, thin films are generally under a state of stress, commonly referred to as residual stress, and polysilicon is no exception. In polysilicon micromechanical structures, the residual stress in the films can greatly affect the performance of the device. Like the electrical and thermal properties of polysilicon, the as-deposited residual stress in polysilicon films depends on microstructure. In general, as-deposited polysilicon films have compressive residual stresses, although reports regarding polysilicon films with tensile stress can be found in the literature [Kim et al., 1998]. The highest compressive stresses are found in amorphous Si films and polysilicon films with a strong, columnar (110) texture. For films with finegrained microstructures, the stress tends to be tensile. For the same deposition conditions, thick polysilicon films tend to have lower residual stress values than thin films, especially true for films with a columnar microstructure. Annealing can be used to reduce the compressive stress in as-deposited polysilicon films. For polysilicon films doped with phosphorus by diffusion, a decrease in the magnitude of compressive stress has been correlated with grain growth [Kamins, 1998]. For polysilicon films deposited at 650°C, the compressive residual stress is typically on the order of  $5 \times 10^9$  to  $10 \times 10^9$  dyne/cm<sup>2</sup>. However, these stresses can be reduced to less than 10<sup>8</sup> dyne/cm<sup>2</sup> by annealing the films at high temperature (1000°C) in a N<sub>2</sub> ambient [Guckel et al., 1985; Howe and Muller, 1983]. Compressive stresses in finegrained polysilicon films deposited at 580°C (100-Å grain size) can be reduced from  $1.5 \times 10^{10}$  to less than  $10^8$  dyne/cm<sup>2</sup> by annealing above 1000°C, or even made to be tensile (5×10<sup>9</sup> dynes/cm<sup>2</sup>) by annealing at temperatures between 650 and 850°C [Guckel et al., 1988]. Recent advances in the area of rapid thermal annealing (RTA) as applied to polysilicon indicate that RTA is a fast and effective method of stress reduction in polysilicon films. For polysilicon films deposited at 620°C with compressive stresses of about 340 MPa, a 10-s anneal at 1100°C was sufficient to completely relieve the stress [Zhang et al., 1998].

A second approach, called the *multipoly process*, has recently been developed to address issues related to residual stress [Yang et al., 2000]. As the name implies, the multipoly process is a deposition method to produce a polysilicon-based multilayer structure where the composite has a predetermined stress level. The multilayer structure is comprised of alternating tensile and compressive polysilicon layers deposited sequentially. The overall stress of the composite is simply the superposition of the stress in each individual layer. The tensile layers consist of fine-grained polysilicon grown at a temperature of 570°C while the compressive layers are made up of polysilicon deposited at 615°C and having a columnar microstructure. The overall stress in the composite film depends on the number of alternating layers and the thickness of each layer. With the proper set of parameters, a composite polysilicon film can be deposited with a near-zero residual stress. Moreover, despite the fact that the composite has a clearly changing microstructure through the thickness of the film, the stress gradient is also nearly zero. The clear advantage of the multipoly process lies in the fact that stress reduction can be achieved without the need for high-temperature annealing, a considerable advantage for polysilicon MEMS processes with on-chip CMOS integration. A transmission electron microscopy (TEM) micrograph of a multipoly structure is shown in Figure 15.3.

Conventional techniques to deposit polysilicon films for MEMS applications utilize LPCVD systems with deposition rates that limit film the maximum film thickness to roughly 5  $\mu$ m. Many device designs, however, require thick structural layers that are not readily achievable using LPCVD processes. For these devices, wafer bonding and etchback techniques are often used to produce thick (>10  $\mu$ m) single-crystal Si films on sacrificial substrate layers. There is, however, a deposition technique to produce thick polysilicon films on sacrificial substrates. These thick polysilicon films are called *epi-poly* films because




FIGURE 15.3 TEM micrograph of a polysilicon multilayer film created using the multipoly process.

epitaxial Si reactors are used to deposit these films using a high-temperature process. Unlike conventional LPCVD polysilicon deposition processes which have deposition rates of 100 Å/min, epi-poly processes have deposition rates on the order of 1  $\mu$ m/min [Gennissen et al., 1997]. The high deposition rates are a result of the deposition conditions used—specifically, much higher substrate temperatures (>1000°C) and deposition pressures (>50 torr). The polysilicon films are usually deposited on SiO<sub>2</sub> sacrificial substrate layers and have been used in the fabrication of mechanical properties test structures [Lange et al., 1996; Gennissen et al., 1997; Greek et al., 1999], thermal actuators [Gennissen et al., 1997], electrostatically actuated accelerometers [Gennissen et al., 1997] and gryoscopes [Funk et al., 1999]. An LPCVD polysilicon seed layer is used in order to control nucleation, grain size and surface roughness. In general, the microstructure and residual stress of epi-poly films is related to deposition conditions, with compressive films having a mixture of (110) and (311) grains [Lange et al., 1996; Greek et al., 1999] and tensile films having a random mix of (110), (100), (111) and (311) grains [Lange et al., 1996]. The Young's modulus of epi-poly measured from micromachined test structures is comparable to LPCVD polysilicon [Greek et al., 1999].

Porous Si is a "type" of Si finding applications in MEMS technology. Porous Si is made by roomtemperature electrochemical etching of Si in HF. Under normal conditions, Si is not etched by HF, hence its widespread use as an etchant of sacrificial oxide in polysilicon surface micromachining. In an electrochemical circuit using an HF-based solution, however, positive charge carriers (holes) at the Si surface facilitate the exchange of F atoms with the H atoms terminating the Si surface bonds. The exchange continues with the exchange of subsurface bonds, leading to the eventual removal of the fluorinated Si. The quality of the etched surface is related to the density of holes at the surface which is controlled by the applied current density. For high current densities, the density of holes is high and the etched surface is smooth. For low current density, the density of holes is low and they are clustered in highly localized regions associated with surface defects. The surface defects become enlarged by etching, leading to the formation of pores. Pore size and density are related to the type of Si used and the conditions of the electrochemical cell. Both single-crystal and polycrystalline Si can be converted to porous Si, with porosities of up to 80% possible.

The large surface-to-volume ratios make porous Si attractive for many MEMS applications. As one might expect, use of porous Si has been proposed for a number of gaseous and liquid applications, including filter membranes and absorbing layers for chemical and mass sensing [Anderson et al., 1994]. The large surface-to-volume ratio also permits the use of porous Si as the starting material for the formation

of thick thermal oxides, as the proper pore size can be selected to account for the volume expansion of the thermal oxide. When single-crystal substrates are used in the formation of porous Si films, the unetched material remains single crystalline, thus providing the appropriate template for epitaxial growth. It has been shown that CVD coatings will not penetrate the porous regions, but rather overcoat the pores at the surface [Lang et al., 1995]. The formation of localized, surface-micromachinable, Si on insulator structures is possible by simply combining electrochemical etching, epitaxial growth, dry etching (to create access holes) and thermal oxidation. A third, MEMS-related application is the direct use of porous Si as a sacrificial layer in polysilicon and single-crystalline Si surface micromachining. The process involves the electrical isolation of the structural Si layer either by the formation of pn-junctions through selective doping or by use of electrically insulating thin films [Lang, 1995]. In essence the formation of pores only occurs on electrically charged surfaces. A weak Si etchant aggressively attacks the porous regions with little damage to the structural Si layers. Porous Si may be an attractive option for micromachining processes that are chemically stable in HF but are tolerant of high-temperature processing steps.

With the possible exception of porous Si, all of the above-mentioned processes to prepare polysilicon for MEMS applications utilize substrate temperatures in excess of 570°C, either during film deposition or in subsequent stress-relieving annealing steps. Such high-temperature processing restricts the use of non-Si derivative materials, such as aluminum for metallization and polymers for sacrificial layers, both of which are relatively straightforward to deposit and pattern and would be of great benefit to polysilicon micromachining if they could be used throughout the process. Work in developing low-temperature deposition processes for polysilicon has focused on sputter deposition techniques [Abe and Reed, 1996; Honer and Kovacs, 2000]. Early work [Abe and Reed, 1996] emphasized the ability to deposit very smooth (25-Å roughness average) films at reasonable deposition rates (191 Å/min) and with low residual compressive stresses. The process involved DC magnitron sputtering from a Si target using an Ar sputtering gas, a chamber pressure of 5 mtorr and a power of 100 W. The substrates consisted of thermally oxidized Si wafers. The authors reported that a post-deposition anneal at 700°C in  $N_2$  for 2 hr was performed to crystallize the deposited film and perhaps lower the stress. A second group [Honer and Kovacs, 2000] sought to develop a polymer-friendly, Si-based, surface-micromachining process. The Si films were sputterdeposited on polyimide sacrificial layers. To improve the conductivity of the micromachined Si structures, the sputtered Si films were sandwiched between two TiW cladding layers. The device structures were released by etching the polyimide in a  $O_2$  plasma. The processing step with the highest temperature was the polyimide cure, which was performed for 1 hr at 350°C. To test the robustness of the process, sputter-deposited Si microstructures were fabricated on substrates containing CMOS devices. As expected from thermal budget considerations, the authors reported no measurable degradation of device performance.

#### 15.4 Silicon Dioxide

 $SiO_2$  can be grown thermally on Si substrates as well as also deposited using a variety of processes to satisfy a wide range of different requirements. In polysilicon surface micromachining,  $SiO_2$  is used as a sacrificial material, as it can be easily dissolved using etchants that do not attack polysilicon. In a less prominent role,  $SiO_2$  is used as an etch mask for dry etching of thick polysilicon films, as it is chemically resistant to dry polysilicon etch chemistries.

The SiO<sub>2</sub> growth and deposition processes most widely used in polysilicon surface micromachining are thermal oxidation and LPCVD. Thermal oxidation of Si is performed at high temperatures (e.g., 900 to 1000°C) in the presence of oxygen or steam. Because thermal oxidation is a self-limiting process (i.e., the oxide growth rate decreases with increasing film thickness), the maximum practical film thickness that can be obtained is about 2  $\mu$ m, which for many sacrificial applications is sufficient.

 $SiO_2$  films for MEMS applications can also be deposited using an LPCVD process known as low-temperature oxidation (LTO). In general, LPCVD provides a means for depositing thick (>2 µm)  $SiO_2$  films at temperatures much lower than thermal oxidation. Not only are LTO films deposited at low temperatures, but the films also have a higher etch rate in HF than thermal oxides which results in

significantly faster releases of polysilicon surface-micromachined devices. An advantage of the LPCVD processes is that dopant gases can be included in the flow of source gases in order to dope the as-deposited  $SiO_2$  films. One such example is the incorporation of P to form phosphosilicate glass (PSG). PSG is formed using the same deposition process as LTO, with PH<sub>3</sub> added to dope the glass with a P content ranging from 2 to 8 wt%. PSG has an even higher etch rate in HF than LTO, further facilitating the release of polysilicon surface-micromachined components. PSG flows at high temperatures (e.g., 1000 to 1100°C) which can be exploited to create a smooth surface topography. Additionally, PSG layers sandwiching a polysilicon film can be used as a P doping source, improving the uniformity of diffusion-based doping.

Phosphosilicate glass and LTO films are deposited in hot-wall, low-pressure, fused-silica reactors in a manner similar to the systems described previously for polysilicon. Typical deposition rates are about 100 Å/min. Precursor gases include SiH<sub>4</sub> as a Si source,  $O_2$  as an oxygen source and, in the case of PSG, PH<sub>3</sub> as a source of phosphorus. Because SiH<sub>4</sub> is pyrophoric (i.e., spontaneously combusts in the presence of  $O_2$ ), door injection of the deposition gases would result in a large depletion of the gases at deposition temperatures of 400 to 500°C and nonuniform deposition along the tube. Therefore, the gases are introduced in the furnace through injectors distributed along the length of the tube. The wafers are placed vertically in caged boats to ensure uniform gas transport to the wafers. In the caged boats, two wafers are placed back to back in each slot, thus minimizing the deposition of SiO<sub>2</sub> on the back of the wafers. The typical load of an LTO system is over 100 wafers.

Low-temperature oxidation and PSG films are typically deposited at temperatures of 425 to 450°C and pressures ranging from 200 to 400 mtorr. The low deposition temperatures result in LTO and PSG films that are slightly less dense than thermal oxides due to incorporation of hydrogen in the films. LTO films can, however, be densified by an annealing step at high temperature (1000°C). The low density of LTO and PSG films is partially responsible for the increased etch rate in HF, which makes them attractive sacrificial materials for polysilicon surface micromachining. LTO and PSG deposition processes are not typically conformal to nonplanar surfaces because the low substrate temperatures result in low surface migration of reacting species. Step coverage is, however, sufficient for many polysilicon surface-micromachining applications, although deposited films tend to thin at the bottom surfaces of deep trenches and therefore must be thoroughly characterized for each application.

The dissolution of the sacrificial  $SiO_2$  to release free-standing structures is a critical step in polysilicon surface micromachining. Typically, 49% (by weight) HF is used for the release process. To pattern oxide films using wet chemistries, etching in buffered HF (28 ml 49% HF, 170 ml H<sub>2</sub>O, 113 g NH<sub>4</sub>F), also known as buffered oxide etch (BOE), is common for large structures. A third wet etchant, known as P-etch, is traditionally used to selectively remove PSG over undoped oxide (e.g., to deglaze a wafer straight from a diffusion furnace).

Thermal SiO<sub>2</sub>, LTO, and PSG are electrical insulators suitable for many MEMS applications. The dielectric constants of thermal oxide and LTO are 3.9 and 4.3, respectively. The dielectric strength of thermal SiO<sub>2</sub> is  $1.1 \times 10^6$  V/cm, and for LTO it is about 80% that of thermal SiO<sub>2</sub> [Ghandhi, 1983]. Thermal SiO<sub>2</sub> is in compression with a stress level of about  $3 \times 10^9$  dyne/cm<sup>2</sup> [Ghandhi, 1983]. For LTO, however, the as-deposited residual stress is tensile, with a magnitude of about 1 to  $4 \times 10^9$  dyne/cm<sup>2</sup> [Ghandhi, 1983]. The addition of phosphorous to LTO (i.e., PSG) decreases the tensile residual stress to about  $10^8$  dyne/cm<sup>2</sup> for a phosphorus concentration of 8% [Pilskin, 1977]. These data are representative of oxide films deposited directly on Si substrates under typical conditions; however, the final value of the stress in an oxide film can be a strong function of the process parameters as well as any post-processing steps.

A recent report documents the development of another low-pressure process, known as plasmaenhanced chemical vapor deposition (PECVD), for MEMS applications. The objective was to deposit low-stress, very thick (10 to 20  $\mu$ m) SiO<sub>2</sub> films for insulating layers in micromachined gas turbine engines [Zhang et al., 2000]. PECVD was selected, in part, because it offers the possibility to deposit films of the desired thickness at a reasonable deposition rate. The process used a conventional parallel plate reactor with tetraethylorthosilicate (TEOS), a commonly used precursor in LPCVD processes, as the source gas. As expected, the authors found that film stress is related to the concentration of dissolved gases in the film and that annealed films tend to suffer from cracking. By using a thin  $Si_3N_4$  film in conjunction with the thick  $SiO_2$  film, conditions were found where a low-stress, crack-free  $SiO_2$  film could be produced.

Two other materials in the  $SiO_2$  family are receiving increasing attention from MEMS fabricators, especially now that the material systems have expanded beyond conventional Si processing. The first of these is crystalline quartz. The chemical composition of quartz is  $SiO_2$ . Quartz is optically transparent and, like its amorphous counterpart, quartz is electrically insulating. However, the crystalline nature of quartz gives it piezoelectric properties that have been exploited for many years in electronic circuitry. Like single-crystal Si, quartz substrates are available as high-quality, large-area wafers. Also like single-crystal Si, quartz can be bulk micromachined using anisotropic etchants based on heated HF and ammonium fluoride ( $NH_4F$ ) solutions, albeit the structural shapes that can be etched into quartz do not resemble the shapes that can be etched into Si. A short review of the basics of quartz etching and its applications to the fabrication of a micromachined acceleration sensor can be found in Danel et al. (1990).

A second SiO<sub>2</sub>-related material that has found utility in MEMS is spin-on-glass (SOG), which is used in thin-film form as a planarization dielectric material in IC processing. As the name implies, SOG is applied to a substrate by spin coating. The material is polymer based with a viscosity suitable for spincoating, and once dispensed at room temperature on the spinning substrate, it is cured at elevated temperatures to form a solid thin film. Two recent publications illustrate the potential uses of SOG in MEMS. In the first example, SOG was developed as a thick-film sacrificial molding material to pattern thick polysilicon films [Yasseen et al., 1999]. The authors reported a process to produce SOG films that were 20 µm thick, complete with a chemical–mechanical polishing (CMP) procedure and etching techniques. The thick SOG films were patterned into molds that were filled with 10-µm-thick LPCVD polysilicon films, planarized by selective CMP and subsequently dissolved in a HCl:HF:H<sub>2</sub>O wet etchant to reveal the patterned polysilicon structures. The cured SOG films were completely compatible with the polysilicon deposition process, indicating that SOG could be used to produce MEMS devices with extremely large gaps between structural layers. In the second example, high-aspect-ratio channel-plate microstrucures were fabricated from SOG [Liu et al., 1999]. The process required the use of molds to create the structures. Electroplated nickel (Ni) was used as the molding material, with Ni channel plate molds fabricated using a conventional LIGA process. The Ni molds are then filled with SOG, and the sacrificial Ni molds are removed in a reverse electroplating process. In this case, the fabricated SOG structures were over 100 µm tall, essentially bulk micromachined structures fabricated using a sacrificial molding material system.

## 15.5 Silicon Nitride

Si<sub>3</sub>N<sub>4</sub> is widely used in MEMS for electrical isolation, surface passivation, etch masking and as a mechanical material. Two deposition methods are commonly used to deposit Si<sub>3</sub>N<sub>4</sub> thin films: LPCVD and PECVD. PECVD Si<sub>3</sub>N<sub>4</sub> is generally nonstoichiometric and may contain significant concentrations of hydrogen. Use of PECVD Si<sub>3</sub>N<sub>4</sub> in micromachining applications is somewhat limited because its etch rate in HF can be high (e.g., often higher than that of thermally grown SiO<sub>2</sub>) due to the porosity of the film. However, PECVD offers the potential to deposit nearly stress-free Si<sub>3</sub>N<sub>4</sub> films, an attractive property for many MEMS applications, especially in the area of encapsulation and packaging. Unlike its PECVD counterpart, LPCVD Si<sub>3</sub>N<sub>4</sub> is extremely resistant to chemical attack, thereby making it the material of choice for many Si bulk and surface micromachining applications. LPCVD Si<sub>3</sub>N<sub>4</sub> is commonly used as an insulating layer to isolate device structures from the substrate and from other device structures, because it is a good insulator with a resistivity of 10<sup>16</sup>  $\Omega$ -cm and a field breakdown limit of 10<sup>7</sup> V/cm.


The LPCVD  $Si_3N_4$  films are deposited in horizontal furnaces similar to those used for polysilicon deposition. Typical deposition temperatures and pressures range between 700 and 900°C and 200 to 500 mtorr, respectively. A typical deposition rate is about 30 Å/min. The standard source gases are dichlorosilane (SiH<sub>2</sub>Cl<sub>2</sub>) and ammonia (NH<sub>3</sub>). SiH<sub>2</sub>Cl<sub>2</sub> is used in place of SiH<sub>4</sub> because it produces films with a higher degree of thickness uniformity at the required deposition temperature and it allows the wafers

to be spaced close together, thus increasing the number of wafers per furnace load. To produce stoichiometric  $Si_3N_4$ , a  $NH_3$ -to- $SiH_2Cl_2$  ratio of 10:1 is commonly used. The standard furnace configuration uses door injection of the source gases with a temperature gradient along the tube axis to accommodate for the gas depletion effects. LPCVD  $Si_3N_4$  films deposited between 700 and 900°C are amorphous; therefore, the material properties do not vary significantly along the length of tube despite the temperature gradient. As with polysilicon deposition, a typical furnace can accommodate over 100 wafers. Because  $Si_3N_4$  is deposited in the reaction-limited regime, film is deposited on both sides of each wafer with equal thickness.

The residual stress in stochiometric  $Si_3N_4$  is large and tensile, with a magnitude of about  $10^{10}$  dyne/cm<sup>2</sup>. Such a large residual stress limits the practical thickness of a deposited  $Si_3N_4$  film to a few thousand angstroms because thicker films tend to crack. Nevertheless, stoichiometric Si<sub>3</sub>N<sub>4</sub> films have been used as mechanical support structures and electrical insulating layers in piezoresistive pressure sensors [Folkmer et al., 1995]. To reduce the residual stress, thus enabling the use of thick Si<sub>3</sub>N<sub>4</sub> films for applications that require durable, chemically resistant membranes, nonstoichiometric silicon nitride  $(Si_xN_y)$  films can be deposited by LPCVD. These films, often referred to as Si-rich or low-stress nitride, are intentionally deposited with an excess of Si by simply decreasing the NH<sub>3</sub> to SiH<sub>2</sub>Cl<sub>2</sub> ratio in the reaction furnace. For a NH<sub>3</sub>-to-SiH<sub>2</sub>Cl<sub>2</sub> ratio of 1:6 at a deposition temperature of 850°C and pressure of 500 mtorr, the as-deposited films are nearly stress free [Sekimoto et al., 1982]. The increase in Si content not only leads to a reduction in tensile stress, but also decreases the etch rate of the film in HF. As a result, low-stress silicon nitride films have replaced stoichiometric  $Si_3N_4$  in many MEMS applications and even have enabled the development of fabrication techniques that would otherwise not be feasible with stoichiometric Si<sub>3</sub>N<sub>4</sub>. For example, low-stress silicon nitride has been successfully used as a structural material in a surface micromachining process that uses polysilicon as the sacrificial material [Monk et al., 1993]. In this case, Si anisotropic etchants such as KOH and EDP were used for dissolving the sacrificial polysilicon. A second low-stress nitride surface micromachining process used PSG as a sacrificial layer, which was removed using a HF-based solution [French et al., 1997]. Of course, wide use of  $Si_3N_4$  as a MEMS material is restricted by its dielectric properties; however, its Young's modulus (146 GPa) is on par with Si (~190 GPa), making it an attractive material for mechanical components.

The essential interactions between substrate, electrical isolation layer, sacrificial layers, and structural layers are best illustrated by examining the critical steps in a multilevel surface micromachining process. The example used here (shown in Figure 15.4) is the fabrication of a Si micromotor using a technique called the rapid prototyping process. The rapid prototyping process utilizes three deposition and three photolithography steps to implement flange-bearing, side-drive micromotors such as in the SEM of Figure 15.5. The device consists of heavily P-doped LPCVD polysilicon structural components deposited on a Si wafer, using LTO both as a sacrificial layer and as an electrical isolation layer. Initially, a 2.4-µmthick LTO film is deposited on the Si substrate. A 2-µm-thick doped polysilicon layer is then deposited on the LTO film. Photolithography and RIE steps are then performed to define the rotor, stator and rotor/stator gap. To fabricate the flange, a sacrificial mold is created by etching into the LTO film with an isotropic etchant, then partially oxidizing the polysilicon rotor and stator structures to form what is called the bearing clearance oxide. This oxidation step also forms the bottom of the bearing flange mold. A 1- to 2-µm-thick, heavily doped polysilicon film is then deposited and patterned by photolithography and RIE to form the bearing. At this point, the structural components of the micromotor are completely formed, and all that remains is to release the rotor by etching the sacrificial oxide in HF and performing an appropriate drying procedure (detailed later in this chapter). In this example, the LTO film serves three purposes: It is the sacrificial underlayer for the free-spinning rotor, it comprises part of the flange mold, and it serves as an insulating anchor for the stators and bearing post. Likewise, the thermal oxide serves as a mold and electrical isolation layer. The material properties of LTO and thermal oxide allow for these films to be used as they are in the rapid prototyping process, thus enabling the fabrication of multilayer structures with a minimum of processing steps.


Without question,  $SiO_2$  is an excellent sacrificial material for polysilicon surface micromachining; however, other materials could also be used. In terms of chemical properties, aluminum (Al) would




**FIGURE 15.4** Cross-sectional schematics of the rapid prototyping process used to fabricate polysilicon micromotors by surface micromachining: (a) after the rotor/stator etch, (b) after the flange mold etch, (c) after the bearing clearance oxidation step, (d) after the bearing etch, and (e) after the release step.

certainly be a satisfactory candidate as a sacrificial layer, as it can be dissolved in acidic-based Al etchants that do not etch polysilicon. However, the thermal properties tell a different story. LPCVD polysilicon is often deposited at temperatures between 580 and 630°C, which are excessively close to the Al melting temperature at the deposition pressure. Independent of the temperature incompatibility, polysilicon is often used as the gate material in MOS processes. As a result, for MEMS and IC processes that share the same LPCVD polysilicon furnace, as might be the case for an integrated MEMS process, it would be inadvisable to put Al-coated wafers in a polysilicon furnace due to cross-contamination considerations.

The release process associated with polysilicon surface micromachining is simple in principle but can be complicated in practice. The objective is to completely dissolve the sacrificial oxide from beneath the freestanding components without etching the polysilicon structural components. The wafers/dies are simply immersed in the appropriate solution for a period of time sufficient to release all desired parts. This is done with various concentrations of electronic-grade HF, including BOE, as the etch rates of SiO<sub>2</sub> and polysilicon are significantly different. It has been observed, however, that during the HF release step,





the mechanical properties of polysilicon, including residual stress, Young's modulus and fracture strain, can be affected [Walker et al., 1991]. In general, the modulus and fracture strain of polysilicon decreases with increasing time of exposure to HF and with increasing HF concentration. This decrease in the modulus and fracture strain indicates a degradation of the film mechanical integrity. To minimize the HF release time, structures are designed with access holes and cuts of sufficient size to facilitate the flow of HF to the sacrificial oxide. In this manner, polysilicon structures can be released without appreciable degradation to film properties and hence device performance.

Following the HF release step, the devices must be rinsed and dried. A simple process includes rinses in deionized (DI) water then in methanol, followed by a drying step using  $N_2$ . The primary difficulty with the wet release process is that surface tension forces, which are related to the surface properties of the material, tend to pull the micromechanical parts toward the substrate as the devices are immersed and pulled out of the solutions. Release processes that avoid the surface tension problem by using frozen alcohols that are sublimated at the final rinse step have been developed [Guckel et al., 1990]. Processes based on the use of supercritical fluids [Mulhern et al., 1993], such as CO<sub>2</sub> at 35°C and 1100 psi, to extinguish surface tension effects vanish are now commonplace in many MEMS facilities.

# 15.6 Germanium-Based Materials

Germanium (Ge) has a long history in the development of semiconducting materials, dating back to the development of the earliest transistors. The same is true in the development of micromachined transducers and the early work on the piezoresistive effect in semiconducting materials [Smith, 1954]. Development of Ge for microelectronic devices may have continued if only a water-insoluable oxide could be formed on Ge surfaces. Nonetheless, there is a renewed interest in Ge for micromachined devices, especially for devices that require use of low-temperature processes.

Thin polycrystalline Ge (poly-Ge) films can be deposited by LPCVD at temperatures much lower than polysilicon, namely,  $325^{\circ}$ C at a pressure of 300 mtorr on Si, Ge or SiGe substrates [Li et al., 1999]. Ge does not nucleate on SiO<sub>2</sub> surfaces, which prohibits use of thermal oxides and LTO films as sacrificial substrate layers but does enable use of these films as sacrificial molds, as selective growth using SiO<sub>2</sub> masking films is possible. Residual stress in poly-Ge films deposited on Si substrates is about 125 MPa compressive, which can be reduced to nearly zero after a 30-s anneal at 600°C. Poly-Ge is essentially impervious to KOH, tetramethyl ammonium hydroxide (TMAH) and BOE, making it an ideal masking and etch-stop material in Si micromachining. In fact, the combination of low residual stress and inertness to Si anisotropic etches enables the fabrication of Ge membranes on Si substrates [Li et al., 1999]. The mechanical properties of poly-Ge are comparable with polysilicon, with a Young's modulus measured at

132 GPa and a fracture stress ranging between 1.5 GPa and 3.0 GPa [Franke et al., 1999]. Poly-Ge can also be used as a sacrificial layer. Typical wet etchants are based on mixtures of  $HNO_3$ ,  $H_2O$  and HCl and  $H_2O$ ,  $H_2O_2$  and HCl, as well as the RCA SC-1 cleaning solution. These mixtures do not etch Si, SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> and Si<sub>x</sub>N<sub>y</sub>, thereby enabling the use of poly-Ge as a sacrificial substrate layer in polysilicon surface micromachining. Using the above-mentioned techniques, poly-Ge-based thermistors and Si<sub>3</sub>N<sub>4</sub>-membranebased pressure sensors using poly-Ge sacrificial layers have been fabricated [Li et al., 1999]. In addition, poly-Ge microstructures, such as lateral resonant structures, have been fabricated on Si substrates containing CMOS structures with no process-related degradation in performance, thus showing the advantages of low deposition temperatures and compatible wet chemical etching techniques [Franke et al., 1999].

SiGe is an alloy of Si and Ge and has recently received attention for its usefulness in microelectronics; therefore, deposition technologies for SiGe thin films are readily available. While the requirements for SiGe-based electronic devices require single-crystal material, the requirements for MEMS are much less restrictive, allowing for the use of polycrystalline material in many applications. Polycrystalline SiGe (poly-SiGe) films retain many properties comparable to polysilicon but can be deposited at lower substrate temperatures. Deposition processes include LPCVD, atmospheric pressure chemical vapor deposition (APCVD) and RTCVD (rapid thermal CVD) using SiH<sub>4</sub> and GeH<sub>4</sub> as precursor gases. Deposition temperature range from 450°C for LPCVD [Franke et al., 2000] to 625°C for RTCVD [Sedky et al., 1998]. The LPCVD processes can be performed in horizontal furnace tubes similar in configuration and size to those used for the deposition of polyslicon films. In general, the deposition temperature is related to the concentration of Ge in the films, with higher Ge concentration resulting in lower deposition temperatures. Like polysilicon, poly-SiGe can be doped with B and P to modify its conductivity. In fact, it has been reported that as-deposited, *in situ*, B-doped poly-SiGe films have a resistivity of 1.8 m $\Omega$ -cm [Franke et al., 2000].

Poly-SiGe can be deposited on a number of sacrificial substrates, including SiO<sub>2</sub> [Sedky et al., 1998], PSG [Franke et al., 1999] and poly-Ge [Franke et al., 1999], which, as detailed in previous sections of this chapter, can also be deposited at relatively low processing temperatures. For films rich in Ge, a thin polysilicon seed layer is sometimes used on SiO<sub>2</sub> surfaces, as Ge does not readily nucleate on oxide surfaces. Because poly-SiGe is an alloy, variations in film stoichiometry can result in changes in physical properties. For instance, attack of poly-SiGe by  $H_2O_2$ , a main component in some Ge etchants, becomes problematic for Ge concentrations over 70%. As with most CVD thin films, residual stress is dependent on the substrate used and the deposition conditions; however, for *in situ* B-doped films, the as-deposited stresses are quite low at 10 MPa compressive [Franke et al., 2000].

In many respects, fabrication of devices made from poly-SiGe thin films follows processing methods used in polysilicon micromachining, as Si and Ge are quite compatible. The poly-SiGe/poly-Ge material system is particularly attractive for surface micromachining, as it is possible to use  $H_2O_2$  as a release agent. It has been reported that in  $H_2O_2$ , poly-Ge etches at a rate of 0.4  $\mu$ m/min, while poly-SiGe with Ge concentrations below 80% have no observable etch rate after 40 hr [Heck et al., 1999]. The ability to use H<sub>2</sub>O<sub>2</sub> as a sacrificial etchant makes the poly-SiGe and poly-Ge combination perhaps the ideal material system for surface micromachining. To this end, several interesting devices have been fabricated from poly-SiGe. Due to the conformal nature of the poly-SiGe coating, poly-SiGe-based, high-aspect-ratio structural elements, such as gimbal/microactuator structures made using the Hexil process [Heck et al., 1999], can readily be fabricated. Capitalizing on the low substrate temperatures associated with the deposition of poly-SiGe and poly-Ge thin films, an integrated MEMS fabrication process on Si wafers has been demonstrated [Franke et al., 2000]. In this process, CMOS structures are first fabricated into standard Si wafers. Poly-SiGe thin-film mechanical structures are surface micromachined atop the CMOS devices using a poly-Ge sacrificial layer and  $H_2O_2$  as an etchant. A significant advantage of this design lies in the fact that the MEMS structure is positioned directly above the CMOS structure, thus significantly reducing the parasitic capacitance and contact resistance characteristic of interconnects associated with the side-by-side integration schemes often used in integrated polysilicon MEMS. Use of H<sub>2</sub>O<sub>2</sub> as the sacrificial etchant means that no special protective layers are required to protect the underlying CMOS layer during release. Clearly, the unique properties of the poly-SiGe/ poly-Ge material system, used in conjunction with the Si/SiO<sub>2</sub> material system, enable fabrication of integrated MEMS that minimizes interconnect distances and potentially increases device performance.

## 15.7 Metals

Metals are used in many different capacities, ranging from hard etch masks and thin film conducting interconnects to structural elements in microsensors and microactuators. Metallic thin films can be deposited using a wide range of deposition techniques, the most common being evaporation, sputtering, CVD and electroplating. Such a wide range of deposition methods makes metal thin films one of the most versatile classes of materials used in MEMS devices. A complete review would constitute a chapter in itself; the following illustrative examples are included to give the reader an idea of how different metal thin films can be used.

Aluminum (Al) is probably the most widely used metal in micrfabricated devices. In MEMS, Al thin films can be used in conjunction with polymers such as polyimide because the films can be sputterdeposited at low temperatures. In most cases, Al is used as a structural layer; however, Al can be used as a sacrificial layer, as well. The polyimide/aluminum combination as structural and sacrificial materials, respectively, has also been demonstrated to be effective for surface micromachining [Schmidt et al., 1988; Mahadevan et al., 1990]. In this case, acid-based Al etchants can be used to dissolve the Al sacrificial layer. A unique feature of this material system is that polyimide is significantly more compliant than polysilicon and silicon nitride (e.g., its elastic modulus is nearly 50 times smaller). At the same time, polyimide can withstand large strains (up to 100% for some chemistries) before fracture. Finally, because both polyimide and Al can be processed at low temperatures (e.g., below 400°C), this material system can be used subsequent to the fabrication of ICs on the wafer. A drawback of polyimide is its viscoelastic properties (i.e., it creeps).

Tungsten (deposited by CVD) as a structural material and silicon dioxide as a sacrificial material have also been used for surface micromachining [Chen and MacDonald, 1991]. In this case, HF is used for removing the sacrificial oxide. In conjunction with high-aspect-ratio processes, nickel and copper are being used as structural layers with polyimide and other metals (e.g., chromium) as the sacrificial layers. The study of many of these material systems has been either limited or is just in the preliminary stages; as a result, their benefits are yet to be determined.

Metal thin films are among the most versatile MEMS materials, as alloys of certain metallic elements exhibit a behavior known as the shape-memory effect. The shape-memory effect relies on the reversible transformation from a ductile martensite phase to a stiff austenite phase upon the application of heat. The reversible nature of this phase change allows the shape-memory effect to be used as an actuation mechanism. Moreover, it has been found that high forces and strains can be generated from shape-memory thin films at reasonable power inputs, thus enabling shape memory actuation to be used in MEMS-based microfluidic devices such as microvalves and micropumps. Alloys of Ti and Ni, collectively known as TiNi, are among the most popular shape-memory alloys owing to their high actuation work densities (reported to be up to 50 MJ/m<sup>3</sup>) and large bandwidth (up to 0.1 kHz) [Shih et al., 2001]. TiNi is also attractive because conventional sputtering techniques can be employed to deposit thin films of the alloy, as detailed in a recent report [Shih et al., 2001]. In this study, TiNi films deposited by two methods-co-sputtering elemental Ti and Ni targets and co-sputtering TiNi alloy and elemental Ti targets-were compared for use in microfabricated shape-memory actuators. In each case, the objective was to establish conditions so that films with the proper stoichiometry, and hence phase transition temperature, could be maintained. The sputtering tool was equipped with a substrate heater in order to deposit films on heated substrates as well as to anneal the films in vacuum after deposition. It was reported that co-sputtering from TiNi and Ti targets produced better films than co-sputtering from Ni and Ti targets, due to process variations related to roughening of the Ni target. The TiNi/Ti co-sputtering process has been successfully used as an actuation material in a silicon spring-based microvalve [Hahm et al., 2000].

Use of thin-film metal alloys in magnetic actuator systems is yet another example of the versatility of metallic materials in MEMS. From a physical perspective, magnetic actuation is fundamentally the same in the microscopic and macroscopic domains, with the main difference being that process constraints limit the design options of microscale devices. Magnetic actuation in microdevices generally requires the magnetic layers to be relatively thick (tens to hundreds of micros), so as to create structures that can

be used to generate magnetic fields of sufficient strength to generate the desired actuation. To this end, magnetic materials are often deposited by thick-film methods such as electroplating. The thicknesses of these layers often exceeds what can feasibly be patterned by etching, so plating is often conducted in microfabricated molds usually made from X-ray-sensitive materials such as polymethylmethacrylate (PMMA). The PMMA mold thickness can exceed several hundred microns, so X-rays are used as the exposure source. In some cases, a thin-film seed layer is deposited by sputtering or other conventional means before the plating process begins. At the completion of the plating process, the mold is dissolved, freeing the metallic component. This process, commonly known as LIGA, has been used to produce high-aspect-ratio structures such as microgears from NiFe magnetic alloys [Leith and Schwartz, 1999]. LIGA is not restricted to the creation of magnetic actuator structures and, in fact, has been used to make such structures as Ni fuel atomizers [Rajan et al., 1999]. In this application, Ni was selected for its desirable chemical, wear and temperature properties, not its magnetic properties.

#### 15.8 Silicon Carbide

Use of Si as a mechanical and electrical material has enabled the development of MEMS for a wide range of applications. Of course, use of MEMS is restricted by the physical properties of the material, which in the case of Si-based MEMS limits the devices to operating temperatures of about 200°C in low-wear and benign chemical environments. Therefore, alternate materials are necessary to extend the usefulness of MEMS to areas classified as "harsh environments." In a broad sense, harsh environments include all conditions where use of Si is prohibited by its electrical, mechanical and chemical properties. These would include high-temperature, high-radiation, high-wear and highly acidic and basic chemical environments. To be a direct replacement for Si in such applications, the material would have to be a chemically inert, extremely hard, temperature-insensitive, micromachinable semiconductor. These requirements pose significant fabrication challenges, as micromachining requires the use of chemical and mechanical processes to remove unwanted material. In general, a class of wide bandgap semiconductors that includes silicon carbide (SiC) and diamond embodies the electrical, mechanical and chemical properties required for many harsh environment applications, but until recently these materials found little usefulness in MEMS because the necessary micromachining processes did not exist. The following two sections review the development of SiC and diamond for MEMS applications.

SiC has long been recognized as a semiconductor with potential for use in high-temperature and highpower electronics. SiC is a material that is polymorphic, meaning that it exists in multiple crystalline structures, each sharing a common stoichiometry. SiC exists in three main polytypes: cubic, hexagonal and rhombehedral. The cubic polytype, called 3C-SiC, has an electronic bandgap of 2.3 eV, which is over twice that of Si. Numerous hexagonal and rhombehedral polytypes have been identified, the two most common being the 4H-SiC and 6H-SiC hexagonal polytypes. The electronic bandgap of 4H- and 6H-SiC is even higher than 3C-SiC, being 2.9 and 3.2 eV, respectively. SiC in general has a high thermal conductivity, ranging from 3.2 to 4.9 W/cm-K, and a high breakdown field  $(30 \times 10^5 \text{ V/cm})$ . SiC films can be doped to create n- and p-type material. The stiffness of SiC is quite large relative to Si, with measured Young's modulus values in the range of 300 to 700 GPa, which makes it very attractive for micromachined resonators and filters, as the resonant frequency increases with increasing modulus. SiC is not etched in any wet chemistries commonly used in Si micromachining. SiC can be etched in strong bases like KOH, but only at temperatures in excess of 600°C. SiC is a material that does not melt, but rather sublimes at temperatures in excess of 1800°C. Single-crystal 4H- and 6H-SiC wafers are commercially available, although they are smaller (3-in. diameter) and much more expensive than Si. With this list of properties, it is little wonder why SiC is being actively researched for MEMS applications.

SiC thin films can be grown or deposited using a number of different techniques. For high-quality single-crystal films, APCVD and LPCVD processes are most commonly employed. The high crystal quality is achieved by homoepitaxial growth of 4H- and 6H-SiC films on substrates of like crystal type. These processes usually employ dual precursors to supply Si and C, with the common sources being SiH<sub>4</sub> and C<sub>3</sub>H<sub>8</sub>. Typical epitaxial growth temperatures range from 1500 to 1700°C. Epitaxial films with p- or

n-type conductivity can be grown using such dopants as Al and B for p-type films and N or P for ntype films. In fact, doping with N is so effective at modifying the conductivity that growth of undoped SiC is virtually impossible because the concentrations of residual N in these deposition systems can be quite high. At these temperatures, the crystal quality of the epilayers is sufficient for the fabrication of electronic device structures.


Both APCVD and LPCVD can be used to deposit the only known polytype to grow epitaxially on a non-SiC substrate, namely 3C-SiC on Si. Heteroepitaxy is possible because 3C-SiC and Si have similar lattice structures. The growth process involves two key steps. The first step, called *carbonization*, involves converting the near-surface region of the Si substrate to 3C-SiC by simply exposing it to a propane/hydrogen mixture at a substrate temperature of about 1300°C. The carbonized layer forms a crystalline template on which a 3C-SiC film is grown by adding silane to the hydrogen/propane mix. A 20% lattice mismatch between Si and 3C-SiC results in the formation of crystalline defects in the 3C-SiC film. The density is highest in the carbonization layer, but it decreases with increasing thickness, although not to a level comparable with epitaxial 6H- and 4H-SiC films. Regardless, the fact that 3C-SiC does grow on Si substrates enables the use of Si bulk micromachining techniques to fabrication of a host of SiC-based MEMS structures such as pressure sensors and resonant structures.

Polycrystalline SiC, hereafter referred to as poly-SiC, has proven to be a very versatile material for SiC MEMS. Unlike single-crystal versions of SiC, poly-SiC can be deposited on a variety of substrate types, including common surface micromachining materials such as polysilicon, SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub>. Moreover, poly-SiC can be deposited using a much wider set of processes than epitaxial films; LPCVD, APCVD, PECVD and reactive sputtering have all been used to deposit poly-SiC films. The deposition of poly-SiC requires much lower substrate temperatures than epitaxial films, ranging from roughly 500 to 1200°C. The microstructure of poly-SiC films is temperature and substrate dependent [Wu et al., 1999]. In general, grain size increases with increasing temperature. For amorphous substrates such as SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub>, poly-SiC films tend to be randomly oriented with equiaxed grains, with larger grains deposited on SiO<sub>2</sub> substrates. In contrast, for oriented substrates such as polysilicon, the texture of the poly-SiC film matches that of the substrate as a result of grain-to-grain epitaxy [Zorman et al., 1996]. This variation in microstructure suggests that device performance can be tailored by selecting the proper substrate and deposition conditions.

Direct bulk micromachining of SiC is very difficult, due to its outstanding chemical durability. Conventional wet chemical techniques are not effective; however, several electrochemical etch processes have been demonstrated. These techniques are selective to certain doping types, so dimensional control of the etched structures depends on the ability to form doped layers, which can only be formed by in situ or ion implantation processes, as solid source diffusion is not possible at reasonable processing temperatures. This constraint limits the geometrical complexity of fabricated devices. To fabricate thick (hundreds of microns), three-dimensional, high-aspect-ratio SiC structures, a molding technique has been developed [Rajan et al., 1999]. The molds are fabricated from Si substrates using deep reactive ion etching, a dry etch process that has revolutionized Si bulk micromachining. The micromachined Si molds are then filed with SiC using a combination of thin epitaxial and thick polycrystalline film CVD processes. The thin-film process, which produces 3C-SiC films with a featureless SiC/Si interface, is used to ensure that the molded structure has smooth outer surfaces. The mold-filling process coats all surfaces of the mold with a very thick SiC film. To remove the mold and free the SiC structure, the substrate is first mechanically polished to expose sections of the mold, then the substrate is immersed in a Si etchant to completely dissolve the mold. Because SiC is not attacked by Si etchants, the final SiC structure is released without the need of any special procedures. This process has been successful in the fabrication of solid SiC fuel atomizers, and a variant has been used to fabricate SiC structures in Si-based, micro, gas turbines [Lohner et al., 1999]. In both cases, the process capitalizes on the chemical inertness of SiC in conjunction with the reactivity of Si to create structures that could otherwise not be fabricated with existing technologies.

Although SiC cannot be etched using conventional wet etch techniques, thin SiC films can be patterned using conventional dry etching techniques. RIE processes using fluorinated compounds such as  $CHF_3$ and  $SF_6$  combined with  $O_2$  and sometimes with an inert gas or  $H_2$  are used. The high oxygen content in these plasmas generally prohibits the use of photoresist as a masking material; therefore, hard masks made of metals such as Al and Ni are often used. RIE processes are generally effective patterning techniques; however, a phenomenon called *micromasking*, which results in the formation of etch-field grass, can sometimes be a problem. Nonetheless, RIE-based SiC surface-micromachining processes using polysilicon and SiO<sub>2</sub> sacrificial layers have been developed [Fleischman et al., 1996; 1998]. These processes are effective means to fabricate single-layer SiC structures, but multilayer structures are very difficult to fabricate because the etch rates of the sacrificial layers are much higher than the SiC structural layers. The lack of a robust etch stop makes critical dimensional control in the thickness direction unreliable, thus making RIE-based SiC multilayer processes impractical.

To address the materials compatibility issues facing RIE-based SiC surface micromachining in the development of a multilayer process, a micromolding process for SiC patterning on sacrificial layer substrates has been developed [Yasseen et al., 2000]. In essence, the micromolding technique is the thin film analog to the molding technique presented earlier. The cross-sectional schematic shown in Figure 15.6 illustrates the steps to fabricate a SiC lateral resonant structure. The micromolding process utilizes polysilicon and SiO<sub>2</sub> films as sacrificial molds, Si<sub>3</sub>N<sub>4</sub> as an electrical insulator, and SiO<sub>2</sub> as a sacrificial substrate. These films are deposited and patterned by conventional methods, thus leveraging the well-characterized and highly selective processes developed for polysilicon MEMS. Poly-SiC films are deposited into and onto the micromolds. Mechanical polishing with a diamond-based slurry is used to remove poly-SiC from atop the molds, then the appropriate etchant is used to dissolve the molds and sacrificial layers. An example of device structure fabricated using this method is shown in Figure 15.7. The micromolding method clearly utilizes the differences in chemical properties of the three materials in this system in a way that bypasses the difficulties associated with chemical etching of SiC.



**FIGURE 15.6** Cross-sectional schematics of the SiC micromolding process: (a) after micromold fabrication, (b) after SiC deposition and planarization, and (c) after mold and sacrificial layer release.




FIGURE 15.7 SEM micrograph of a SIC lateral resonant structure fabricated using the micromolding process.

# 15.9 Diamond

Along with SiC, diamond is a leading material for MEMS applications in harsh environments. It is commonly known as nature's hardest material, an ideal property for high-wear environments. Diamond has a very large electronic bandgap (5.5 eV) which is well suited for stable high-temperature operation. Diamond is a high-quality insulator with a dielectric constant of 5.5; however, it can be doped with B to create p-type conductivity. In general, diamond surfaces are chemically inert in the same environments as SiC. Diamond has a very high Young's modulus (1035 GPa), making it the ideal material for high-frequency micromachined resonators. Perhaps the only disadvantage with diamond from a materials properties perspective is that a stable oxide cannot be grown on the diamond surface. Thermal oxidation results in the formation of CO and  $CO_2$ , which, of course, are gaseous substances under standard conditions. This complicates the fabrication of diamond-based electronic devices as deposited insulating thin films must be used. Operation of diamond-based sensors at high temperatures requires the use of passivation coatings to protect the diamond structures from oxidation. These limitations, however, can be overcome and do not severely restrict the use of diamond films in harsh environment applications.

Unlike SiC, fabrication of diamond MEMS structures is restricted to polycrystalline and amorphous material. Although diamond epitaxy has been demonstrated, the epi films were grown on small, irregular, single-crystalline pieces, because single-crystalline diamond wafers are not yet available. 3C-SiC thin films have been used to deposit highly oriented diamond films on Si substrates. Polycrystalline diamond films can be deposited on Si and SiO<sub>2</sub> substrates, but the surfaces often must be seeded either by damaging the surface with diamond powders or by biasing the surface with a negative charge, a process called *bias enhanced nucleation*. In general, diamond nucleates much more readily on Si surfaces than on SiO<sub>2</sub> surfaces, and this fact can be exploited to pattern diamond films into microstructures, such as a micromachined atomic force microscope (AFM) cantilever probe, using a selective growth process in conjunction with SiO<sub>2</sub> molding masks [Shibata et al., 2000]. As mentioned previously, diamond can be made insulating or semiconducting, and it is relatively straightforward to produce both types in polycrystalline diamond. This capability enables the fabrication of "all diamond" microelectromechanical structures, thus eliminating the need for Si<sub>3</sub>N<sub>4</sub> as an insulating layer.

Bulk micromachining of diamond is more difficult than SiC because electrochemical etching techniques have not been demonstrated. Using a strategy similar to that used in SiC, bulk micromachined diamond structures have been fabricated using bulk micromachined Si molds [Bjorkman et al., 1999]. The Si molds were fabricated using conventional micromachining techniques and filed with polycrystalline diamond deposited by HFCVD. The HFCVD process uses hydrogen as a carrier gas and methane as the carbon source. A hot tungsten wire is used to crack the methane into reactive species as well as to heat the substrate. The process was performed at a substrate temperature of 850 to 900°C and a pressure of 50 mtorr. The Si substrate was seeded with diamond particles suspended in an ethanol solution prior to deposition. After diamond deposition, the top surface of the diamond structure was polished using a hot iron plate. The material removal rate was reported to be around 2  $\mu$ m/hr. After polishing, the Si mold was removed in a Si etchant, leaving behind the micromachined diamond structure. This process was used to produce all-diamond, high-aspect-ratio, capillary channels for microfluidic applications [Rangsten et al., 1999].

Surface micromachining of polycrystalline diamond thin films requires modifications of conventional micromachining practices to compensate for the nucleation and growth mechanisms of diamond thin films on sacrificial substrates. Early work in this area focused on developing thin-film patterning techniques. Conventional RIE methods are generally ineffective, so effort was focused on developing selective growth methods. One early method used selective seeding to form patterned templates for diamond nucleation. The selective seeding process was based on the lithographic patterning of photoresist mixed with diamond powders [Aslam and Schulz, 1995]. The diamond-loaded photoresist was deposited onto a Cr-coated Si wafer, exposed and then developed, leaving a patterned structure on the wafer surface. During the diamond deposition process, the photoresist rapidly evaporates, leaving behind the diamond seed particles in the desired structural shapes, which then serve as a template for diamond growth.

A second process has been developed for selective deposition directly on sacrificial substrate layers. This processes combines a conventional diamond seeding technique with photolithographic patterning and etching to fabricate micromachined diamond structures using  $SiO_2$  sacrificial layers [Ramesham, 1999]. The process can be executed in one of two approaches. The first approach begins with the formation of a  $SiO_2$  layer by thermal oxidation on a Si wafer. The wafer is then seeded with diamond particles, coated with photoresist, and photolithographically patterned to form a mask for  $SiO_2$  etching. Unmasked regions of the seeded  $SiO_2$  film are then partially etched in BOE to form a surface unfavorable for diamond growth. The photoresist is then removed and a diamond film is selectively deposited. The second approach begins with an oxidized Si wafer, which is coated with photoresist. The resist is photolithographically patterned and the wafer is then seeded, with the photoresist protecting select regions of the SiO<sub>2</sub> surface from the damage caused by the seeding process. The photoresist is removed and selective diamond deposition is performed. In each case, once the diamond film is patterned, the structures could be released using conventional means. These techniques have been used to fabricate cantilever beams and bridge structures.

A third method to surface-micromachine polycrystalline diamond films follows the conventional approach of film deposition, dry etching and release. The chemical inertness of diamond renders most conventional plasma chemistries useless for etching diamond films. Oxygen-based ion beam plasmas, however, can be used to etch diamond thin films [Yang et al., 1999]. The oxygen ion beam prohibits the use of photoresist masks, so hard masks made from metals such as Al are required. A simple ion-beam, etching-based, surface- micromachining process begins with the deposition of a Si<sub>3</sub>N<sub>4</sub> film on a Si wafer and is followed by the deposition of a polysilicon sacrificial layer. The polysilicon layer is seeded with a diamond slurry, and a diamond film is deposited by HFCVD. To prepare the diamond film for etching, an Al masking film is deposited and patterned. The diamond films are then etched in the O<sub>2</sub> ion beam plasma, and the structures are released by etching the polysilicon with KOH. This process has been used to create lateral resonant structures; although the patterning process was successful, the devices were not operable because of a significant stress gradient in the film. With a greater understanding of the structure-property relationships of diamond thin films, such problems with surface micromachined structures should be solvable, thus enabling the successful fabrication of a new class of highly functional devices.

#### 15.10 III–V Materials

Galium arsenide (GaAs), indium phosphide (InP) and other III–V compounds are attractive electronic materials for various types of sensors and optoelectronic devices. In general, III–V compounds have favorable piezoelectric and optoelectric properties, high piezoresistive constants and wide electronic bandgaps (relative to Si). In addition, III–V materials can be deposited as ternary and quaternary alloys

that have lattice constants closely matched to the binary compounds from which they are derived (e.g.,  $Al_xGa_{1-x}As$  and GaAs), thus permitting the fabrication of a wide variety of heterostructures that facilitate device performance. Although the III–V class of materials is quite large, this section of the chapter will focus on GaAs and InP for MEMS applications.

Crystalline GaAs has a zinc-blend crystal structure. It has an electronic bandgap of 1.4 eV, enabling GaAs electronic devices to function at temperatures as high as 350°C [Hjort et al., 1994]. High-quality single-crystal wafers are commercially available, as are well-developed metallorganic chemical vapor deposition (MOCVD) and molecular beam epitaxy (MBE) growth processes for epitaxial layers of GaAs and its alloys. GaAs does not outperform Si in terms of mechanical properties; however, its stiffness and fracture toughness are still suitable for micromechanical devices. A favorable combination of mechanical and electrical properties makes GaAs attractive for certain MEMS applications.

Micromachining of GaAs is relatively straightforward, as many of its lattice-matched ternary and quaternary alloys have sufficiently varying chemical properties to allow their use as sacrificial layers. For example, the most common ternary alloy for GaAs is  $Al_xGa_{1-x}As$ . For values of  $x \le 0.5$ , etchants containing mixtures of HF and H<sub>2</sub>O etch  $Al_xGa_{1-x}As$  without attacking GaAs. In contrast, etchants consisting of NH<sub>4</sub>OH and H<sub>2</sub>O<sub>2</sub> mixtures attack GaAs isotropically but do not etch  $Al_xGa_{1-x}As$ , thereby enabling the bulk micromachining of GaAs wafers with lattice-matched etch stops. An extensive review of III–V etch processes can be found in Hjort (1996). By taking advantage of the single-crystal heterostructures that can be formed on GaAs. The list of devices is widely varying and includes comb-drive lateral resonant structures [Hjort, 1996], pressure sensors [Fobelets et al., 1994; Dehe et al., 1995b], thermopile sensors [Dehe et al., 1995a] and Fabry–Perot detectors [Dehe et al., 1998].

Micromachining of InP closely resembles the techniques used for GaAs. Many of the properties of InP are similar to GaAs in terms of crystal structure, mechanical stiffness and hardness; however, the optical properties of InP make it particularly attractive for micro-optomechanical devices to be used in the 1.3-to 1.55-µm wavelengths [Seassal et al., 1996]. Like GaAs, single-crystal wafers of InP are readily available. Ternary and quaternary lattice-matched alloys of InP include InGaAs, InAlAs, InGaAsP and InGaAlAs compounds, and, like GaAs, some of these can be used as either etch stop and/or sacrificial layers, depending on the etch chemistry. For instance, InP structural layers deposited on In<sub>0.53</sub>Al<sub>0.47</sub>As sacrificial layers can be released using C<sub>6</sub>H<sub>8</sub>O<sub>7</sub>:H<sub>2</sub>O<sub>2</sub>:H<sub>2</sub>O etchants. At the same time, InP films and substrates can be etched in HCl:H<sub>2</sub>O-based solutions with In<sub>0.53</sub>Ga<sub>0.47</sub>As films as etch stops. A comprehensive list of wet chemical etchs for InP and related alloys is reviewed in Hjort (1996). Using InP-based micromachining techniques, multi-air-gap filters [Leclerq et al., 1998], bridge structures [Seassal et al., 1996] and torsional membranes [Dehe et al., 1998] have been fabricated from InP and its related alloys.

#### **15.11** Piezoelectric Materials

Piezoelectric materials play an important role in MEMS technology, mainly for mechanical actuation but also to a lesser extent for sensing applications. In a piezoelectric material, mechanical stress polarizes the material which results in the production of an electric field. The effect also works in reverse; that is, an applied electric field acts to produce a mechanical strain. Many materials retain some sort of piezoelectric behavior, such as quartz, GaAs and ZnO, to name a few. Recent work in MEMS has focused on the development of the compound lead zirconate titanate,  $Pb(Zr_xTi_{1-x})O_3$  (PZT). PZT is attractive because it has high piezoelectric constants that lead to high mechanical transduction.

PZT can be deposited by a wide variety of methods, including co-sputtering, CVD and sol-gel processing. Sol-gel processing has been receiving attention lately, due to being able to control the composition and the homogeneity of the deposited material over large surface areas. The sol-gel process uses liquid precursor containing Pb, Ti, Zr and O to create PZT solutions [Lee et al., 1996]. The solution is then deposited on the substrate using a spin-coating process. The substrates in this example consist of a Si wafer with a Pt/Ti/SiO<sub>2</sub> thin-film multilayer on its surface. The deposition process produces a PZT film in multilayer fashion, with each layer consisting of a spin-coated layer that is dried at 110°C for 5 min and then heat treated at 600°C for 20 min. After building up the PZT layer to the desired thickness, the multilayer was heated at 600°C for up to 6 hr. Prior to this anneal, a PbO top layer was deposited on the PZT surface. A Au/Cr electrode was then sputter-deposited on the surface of the piezoelectric stack. This process was used to fabricate a PZT-based force sensor. Like Si, PZT films can be patterned using dry etch techniques based on chlorine chemistries, such as  $Cl_2/CCl_4$ , as well as ion beam milling using inert gases such as Ar.

# 15.12 Conclusions

The early development of MEMS can be attributed to the recognition of silicon as a mechanical material. The rapid expansion of MEMS over the last decade is due in part to the inclusion of new structural materials that have expanded the functionality of microfabricated devices beyond what is achievable in silicon. As shown by the examples in this chapter, the materials science of MEMS is not only about the structural layers, but also about the associated sacrificial and masking layers and how these layers interact during the fabrication process in order to realize the final device. In simple terms, MEMS is about material systems; therefore, analysis of what makes MEMS devices work (or, in many cases, not work) relies on a thorough understanding of this fact.

#### References

- Abe, T., and Reed, M.L. (1996) "Low Strain Sputtered Polysilicon for Micromechanical Structures," in *Proc. 9th Int. Workshop on Microelectromechanical Systems*, February, 11–15, San Diego, CA, pp. 258–262.
- Adams, A.C. (1988) "Dielectric and Polysilicon Film Deposition," VLSI Technology, 2nd ed., McGraw-Hill, New York.
- Alley, R.L., Cuan, C.J., Howe, R.T., and Komvopoulos, K. (1992) "The Effect of Release Etch Processing on Surface Microstructure Stiction," *Technical Digest—Solid-State Sensor and Actuator Workshop*, June, Hilton Head, SC, pp. 202–207.
- Anderson, R., Muller, R.S., and Tobias, C.W. (1994) "Porous Polycrystalline Silicon: A New Material For MEMS," J. MEMS 3, pp. 10–18.
- Aslam, M., and Schulz, D. (1995) "Technology of Diamond Microelectromechanical Systems," in *Proc.* 8th Int. Conf. Solid-State Sensors and Actuators, June 25–29, Stockholm, Sweden, pp. 222–224.
- Bjorkman, H., Rangsten, P., Hollman, P., and Hjort, K. (1999) "Diamond Replicas from Microstructured Silicon Masters," *Sensors and Actuators A* **73**, pp. 24–29.
- Chen, L.Y., and MacDonald, N. (1991) "A Selective CVD Tungsten Process for Micromotors," in *Technical Digest—6th Int. Conf. on Solid-State Sensors and Actuators*, June, San Francisco, CA, pp. 739–742.
- Danel, J.S., Michel, F., and Delapierre, G. (1990) "Micromachining of Quartz and Its Application to an Acceleration Sensor," *Sensors and Actuators A* **21-23**, pp. 971–977.
- Dehe, A., Fricke, K., and Hartnagel, H.L. (1995a) "Infrared Thermopile Sensor Based on AlGaAs-GaAs Micromachining," *Sensors and Actuators A* **46-47**, pp. 432–436.
- Dehe, A., Fricke, K., Mutamba, K., and Hartnagel, H.L. (1995b) "A Piezoresistive GaAs Pressure Sensor With GaAs/AlGaAs Membrane Technology," *J. Micromech. Microeng.*, **5**, pp. 139–142.
- Dehe, A., Peerlings, J., Pfeiffer, J., Riemenschneider, R., Vogt, A., Streubel, K., Kunzel, H., Meissner, P., and Hartnagel, H.L. (1998) "III–V Compound Semiconductor Micromachined Actuators for Long Resonator Tunable Fabry–Perot Detectors," *Sensors and Actuators A* **68**, pp. 365–371.
- Ding, X., Ko, W.H., and Mansour, J. (1990) "Residual and Mechanical Properties of Boron-Doped p+ Silicon Films," *Sensors and Actuators A* **21-23**, pp. 866–871.
- Fleischman, A.J., Roy, S., Zorman, C.A., and Mehregany, M. (1996) "Polycrystalline Silicon Carbide for Surface Micromachining," in *Proc. 9th Int. Workshop on Microelectromechanical Systems*, February 11–15, San Diego, CA, pp. 234–238.
- Fleischman, A.J., Wei, X., Zorman, C.A., and Mehregany, M. (1998) "Surface Micromachining of Polycrystalline SiC Deposited on SiO<sub>2</sub> by APCVD," *Mater. Sci. Forum* **264-268**, pp. 885–888.

- Fobelets, K., Vounckx, R., and Borghs, G. (1994) "A GaAs Pressure Sensor Based on Resonant Tunnelling Diodes," J. Micromech. Microeng. 4, pp. 123–128.
- Folkmer, B., Steiner, P., and Lang, W. (1995) "Silicon Nitride Membrane Sensors with Monocrystalline Transducers," *Sensors and Actuators A* **51**, pp. 71–75.
- Franke, A., Bilic, D., Chang, D.T., Jones, P.T., King, T.J., Howe, R.T., and Johnson, C.G. (1999) "Post-CMOS Integration of Germanium Microstructures," in *Proc. 12th Int. Conf. on Microelectromechanical Systems*, January 17–21, Orlando, FL, pp. 630–637.
- Franke, A.E., Jiao, Y., Wu, M.T., King, T.J., and Howe, R.T. (2000) "Post-CMOS Modular Integration of Poly-SiGe Microstructures Using Poly-Ge Sacraficial Layers," in *Technical Digest—Solid-State Sensor* and Actuator Workshop, June 4–8, Hilton Head, SC, pp. 18–21.

French, P.J., Sarro, P.M., Mallee, R., Fakkeldij, E.J.M., and Wolffenbuttel, R.F. (1997) "Optimization of a Low-Stress Silicon Nitride Process for Surface Micromachining Applications," *Sensors and Actuators* A 58, pp. 149–157.

- Funk, K., Emmerich, H., Schilp, A. Offenberg, M., Neul, R., and Larmer, F. (1999) "A Surface Micromachined Silicon Gyroscope Using a Thick Polysilicon Layer," in *Proc. 12th Int. Conf. on Microelectromechanical Systems*, January 17–21, Orlando, FL, pp. 57–60.
- Gennissen, P., Bartek, M., French, P.J., and Sarro, P.M. (1997) "Bipolar-Compatible Epitaxial Poly for Smart Sensors: Stress Minimization and Applications," *Sensors and Actuators A* **62**, pp. 636–645.

Ghandhi, S.K. (1983) VLSI Fabrication Principles-Silicon and Gallium Arsenide, John Wiley & Sons, New York.

- Greek, S., Ericson, F., Johansson, S., Furtsch, M., and Rump, A. (1999) "Mechanical Characterization of Thick Polysilicon Films: Young's Modulus and Fracture Strength Evaluated with Microstructures," *J. Micromech. Microeng.* 9, pp. 245–251.
- Guckel, H., Randazzo, T., and Burns, D.W. (1985) "A Simple Technique for the Determination of Mechanical Strain in Thin Films with Application to Polysilicon," *J. Appl. Phys.* 57, pp. 1671–1675.
- Guckel, H., Burns, D.W., Visser, C.C.G., Tilmans, H.A.C., and Deroo, D. (1988) "Fine-Grained Polysilicon Films with Built-In Tensile Strain," *IEEE Trans. Electron. Devices* ED-35, pp. 800–801.
- Guckel, H., Sniegowski, J.J., Christianson, T.R., and Raissi, F. (1990) "The Applications of Fine-Grained Polysilicon to Mechanically Resonant Transducers," *Sensors and Actuators A* **21-23**, pp. 346–351.
- Hahm, G., Kahn, H., Phillips, S.M., and Heuer, A.H. (2000) "Fully Microfabricated Silicon Spring Biased Shape Memory Actuated Microvalve," in *Technical Digest—Solid-State Sensor and Actuator Work-shop*, June 4–8, Hilton Head Island, SC, pp. 230–233.
- Heck, J.M., Keller, C.G., Franke, A.E., Muller, L., King, T.-J., and Howe, R.T. (1999) "High Aspect Ratio Polysilicon-Germanium Microstructures," in *Proc. 10th Int. Conf. on Solid-State Sensors and Actuators*, June 7–10, Sendai, Japan, pp. 328–334.
- Hjort, K. (1996) "Sacrificial Etching of III-V Compounds for Micromechanical Devices," J. Micromech. Microeng. 6, pp. 370–365.
- Hjort, K., Soderkvist, J., and Schweitz, J.-A. (1994) "Galium Arsenide as a Mechanical Material," J. Micromech. Microeng. 4, pp. 1–13.
- Honer, K., and Kovacs, G.T.A. (2000) "Sputtered Silicon for Integrated MEMS Applications," in *Technical Digest—Solid-State Sensor and Actuator Workshop*, June 4–8, Hilton Head, SC, pp. 308–311.
- Howe, R.T., and Muller, R.S. (1983) "Stress in Polysilicon and Amorphous Silicon Thin Films," J. Appl. Phys. 54, pp. 4674–4675.
- Kamins, T. (1998) Polycrystalline Silicon for Integrated Circuits and Displays, 2nd ed., Kluwer Academic, Berlin.
- Kim, T.W., Gogoi, B., Goldman, K.G., McNeil, A.C., Rivette, N.J., Garling, S.E., and Koch, D.J. (1998)
  "Substrate and Annealing Influences on the Residual Stress of Polysilicon," in *Technical Digest—Solid-State Sensor and Actuator Workshop*, June 8–11, Hilton Head, SC, pp. 237–240.
- Lang, W., Steiner, P., and Sandmaier, H. (1995) "Porous Silicon: A Novel Material For Microsystems," Sensors and Actuators A 51, pp. 31–36.
- Lange, P., Kirsten, M., Riethmuller, W., Wenk, B., Zwicker, G., Morante, J.R., Ericson, F., and Schweitz, J.A. (1996) "Thick Polycrystalline Silicon for Surface-Micromechanical Applications: Deposition, Structuring, and Mechanical Characterization," Sensors and Actuators A 54, pp. 674–678.

- Leclerq, J., Ribas, R.P., Karam, J.M., and Viktorovitch, P. (1998) "III-V Micromachined Devices for Microsystems," *Microelectron. J.* 29, pp. 613–619.
- Lee, C., Itoh, T., and Suga, T. (1996) "Micromachined Piezoelectric Force Sensors Based on PZT Thin Films," *IEEE Trans. Ultrasonics, Ferroelectrics, Frequency Control* **43**, pp. 553–559.
- Leith, S.D., and Schwartz, D.T. (1999) "High-Rate Through-Mold Electrodeposition of Thick (>200 micron) NiFe MEMS Components with Uniform Composition," *J. MEMS* **8**, pp. 384–392.
- Li, B., Xiong, B., Jiang, L., Zohar, Y., and Wong, M. (1999) "Germanium as a Versatile Material for Low-Temperature Micromachining," J. MEMS 8, pp. 366–372.
- Liu, R., Vasile, M.J., and Beebe, D.J. (1999) "The Fabrication of Nonplanar Spin-On Glass Microstructures," J. MEMS 8, pp. 146–151.
- Lohner, K., Chen, K.S., Ayon, A.A., and Spearing, M.S. (1999) "Microfabricated Silicon Carbide Microengine Structures," *Mater. Res. Soc. Symp. Proc.* 546, pp. 85–90.
- Mahadevan, R., Mehregany, M., and Gabriel, K.J. (1990) "Application of Electric Microactuators to Silicon Micromechanics," *Sensors and Actuators A* **21-23**, pp. 219–225.
- Maseeh, F., and Senturia, D.D. (1990) "Plastic Deformation of Highly Doped Silicon," Sensors and Actuators A 21-22, pp. 861–865.
- Monk, D.J., Soane, D.S., and Howe, R.T. (1993) "Enhanced Removal of Sacrificial Layers for Silicon Surface Micromachining," in *Technical Digest—The 7th Int. Conf. on Solid-State Sensors and Actuators*, June, Yokohama, Japan, pp. 280–283.
- Mulhern, G.T., Soane, D.S., and Howe, R.T. (1993) "Supercritical Carbon Dioxide Drying of Microstructures," in *Technical Digest—7th Int. Conf. on Solid-State Sensors and Actuators*, June, Yokohoma, Japan, pp. 296–299.
- Pilskin, W.A. (1977) "Comparison of Properties of Dielectric Films Deposited by Various Methods," J. Vacuum Sci. Technol. 21, pp. 1064–1081.
- Rajan, N., Mehregany, M., Zorman, C.A., Stefanescu, S., and Kicher, T. (1999) "Fabrication and Testing of Micromachined Silicon Carbide and Nickel Fuel Atomizers for Gas Turbine Engines," *J. MEMS* 8, pp. 251–257.
- Ramesham, R. (1999) "Fabrication of Diamond Microstructures for Microelectromechanical Systems (MEMS) by a Surface Micromachining Process," *Thin Solid Films* **340**, pp. 1–6.
- Rangsten, P., Bjorkman, H., and Hjort, K. (1999) "Microfluidic Components in Diamond," in *Proc. of* the 10th Int. Conf. on Solid-State Sensors and Actuators, June 7–10, Sendai, Japan, pp. 190–193.
- Rosler. R.S. (1977) "Low Pressure CVD Production Processes for Poly, Nitride, and Oxide," *Solid-State Technol.* 20, pp. 63–70.
- Schmidt, M.A., Howe, R.T., Senturia, S.D., and Haritonidis, J.H. (1988) "Design and Calibration of a Microfabricated Floating-Element Shear-Stress Sensor," *Trans. Electron. Devices* ED-35, pp. 750–757.
- Seassal, C., Leclercq, J.L., and Viktorovitch, P. (1996) "Fabrication of Inp-Based Freestanding Microstructures by Selective Surface Micromachining," J. Micromech. Microeng. 6, pp. 261–265.
- Sedky, S., Fiorini, P., Caymax, M., Loreti, S., Baert, K., Hermans, L., and Mertens, R. (1998) "Structural and Mechanical Properties of Polycrystalline Silicon Germanium for Micromachining Applications," J. MEMS 7, pp. 365–372
- Sekimoto, M., Yoshihara, H., and Ohkubo, T. (1982) "Silicon Nitride Single-Layer X-ray Mask," J. Vacuum Sci. Technol. 21, pp. 1017–1021.
- Shibata, T., Kitamoto, Y., Unno, K., and Makino, E. (2000) "Micromachining of Diamond Film for MEMS Applications," *J. MEMS* **9**, pp. 47–51.
- Shih, C.L., Lai, B.K., Kahn, H., Phillips, S.M., and Heuer, A.H. (2001) "A Robust Co-Sputtering Fabrication Procedure for TiNi Shape Memory Alloys for MEMS," J. MEMS 10, pp. 69–79.
- Smith, C.S. (1954) "Piezoresistive Effect in Germanium and Silicon," Phys. Rev. 94, pp. 1–10.
- Walker, J.A., Gabriel, K.J., and Mehregany, M. (1991) "Mechanical Integrity of Polysilicon Films Exposed to Hydrofluoric Acid Solutions," *J. Electronic Mater.* **20**, pp. 665–670.
- Wolfe, S., and Tauber, R. (1999) *Silicon Processing for the VLSI Era*, 2nd ed., Lattice Press, Sunset Beach, CA.

- Wu, C.H., Zorman, C.A., and Mehregany, M. (1999) "Growth of Polycrystalline SIC Films on SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub> By APCVD," *Thin Solid Films* **355-356**, pp. 179–183.
- Yang, Y., Wang, X., Ren, C., Xie, J., Lu, P., and Wang, W. (1999) "Diamond Surface Micromachining Technology," *Diamond Related Mater.* 8, pp. 1834–1837.
- Yang, J., Kahn, H., He, A.-Q., Phillips, S.M., and Heuer, A.H. (2000) "A New Technique for Producing Large-Area as-Deposited Zero-Stress LPCVD Polysilicon Films: The Multipoly Process," J. MEMS 9, pp. 485–494.
- Yasseen, A., Cawley, J.D., and Mehregany, M. (1999) "Thick Glass Film Technology for Polysilicon Surface Micromachining," J. MEMS 8, pp. 172–179.
- Yasseen, A., Wu, C.H., Zorman, C.A., and Mehregany, M. (2000) "Fabrication and Testing of Surface Micromachined Polycrystalline SiC Micromotors," *Electron. Device Lett.* 21, pp. 164–166.
- Zhang, X., Zhang, T.Y., Wong, M., and Zohar, Y. (1998) "Rapid Thermal Annealing of Polysilicon Thin Films," *J. MEMS* 7, pp. 356–364.
- Zhang, X., Ghodssi, R., Chen, K.S., Ayon, A.A., and Spearing, S.M. (2000) "Residual Stress Characterization of Thick PECVD TEOS Film for Power MEMS Applications," in *Technical Digest—Solid-State Sensor and Actuator Workshop*, June 4–8, Hilton Head, SC, pp. 316–319.
- Zorman, C.A., Roy, S., Wu, C.H., Fleischman, A.J., and Mehregany, M. (1996) "Characterization of Polycrystalline Silicon Carbide Films Grown by Atmospheric Pressure Chemical Vapor Deposition on Polycrystalline Silicon," J. Mater. Res. 13, pp. 406–412.

#### For Further Information

A comprehensive review of polysilicon as a material for microelectronics and MEMS is presented in *Polycrystalline Silicon for Integrated Circuits and Displays*, 2nd ed., by Ted Kamins. The Materials Research Society holds an annual symposium on the materials science of MEMS at the Fall meetings. The proceedings from these symposia have been published as volumes 546B, 605B and 657B of the *Materials Research Society Symposium Proceedings*. Several regularly published journals contain contributed and review papers concerning materials aspects of MEMS, including: (1) *The Journal of Microelectromechanical Systems*, (2) *Journal of Micromachining and Microengineering*, (3) *Sensors and Actuators* and (4) *Sensors and Materials*. These journals are carried by most engineering and science libraries and may be accessible online.