

Design methodologies and techniques for production low power SOC designs

Dr. Kaijian Shi Synopsys Professional Services

Content

- Dynamic Voltage Frequency Scaling
- Power-gating design
- Production low-power SOC implementation
- Power intent definitions through UPF
- Production low-power design environment
- Summary

Dynamic Voltage Frequency Scaling (DVFS)

- Principles
- Workload based DVFS
- Adaptive VFS (AVFS)
- Application and PVT based VFS
- Production design considerations and recommendations

DVFS Principles


CMOS Power, Energy and performance

$$\begin{split} \mathsf{P} &= \mathsf{P}_{dy} + \mathsf{P}_{leak} \sim \mathsf{C} * \mathsf{v}_{dd}^{2} * \mathsf{f} + \mathsf{v}_{dd} * \mathsf{I}_{leak} \\ \mathsf{E} &= \int \mathsf{P} * \mathsf{dt} \\ \mathsf{f} &\sim (\mathsf{v}_{dd} \text{-} \mathsf{v}_{t})^{\alpha} / \mathsf{v}_{dd} \qquad \alpha \approx 1.3 \end{split}$$


- Scale Vdd and f dynamically to just meet performance needs
- Reduce f helps lowering power and thermal but not energy (battery life) for a task
- Must reduce Vdd to save energy

Workload-based DVFS


- Workload number of clock cycles to complete a task
- Deadline latest time to complete the task
- DVFS Reduce V and F to run just fast enough to meet the task deadlines and maintain quality of operations



DVFS System




Level Shifters



• H-L: a simple buffer timing model differs from normal buffers; characterized with high input swing and low output transition


- L-H: diff-amp buffer
- low-swing inputs (VddL)
- pull-up to VddH by diff-amp

IEM Testchip – SoC Implementation





DVFS Power and Energy saving




• 4 levels of DVFS

DVFS design considerations

- V-F scaling sequence
 - Up-scaling: scale V -> settles -> switch F
 - Down-scaling: scale F -> locked -> scale V
- Manage large clock skew due to V scaling
 - fully asynchronous synchronizer or FIFO
 - Clock pre-compensation shift launch clock earlier (maxskew) and add buffers to fix hold in short paths
- Above all, reliable app-specific DVFS software is essential – a real challenge!
 - Sufficient app-runs to generate quality performance profile
 - Conservative workload prediction


Clock latency variation with V-T (130um)



- Variation accelerates below 0.9V
- Much worse in weak corner -50% (1V-0.8V)

Adaptive voltage frequency scaling (AVS)

- Based on on-chip performance monitor
- Close-loop system for process and temperature compensation



AVS design considerations

- On-chip performance monitors
 - Ring oscillator sensing PVT variation
 - Power & area overhead mitigation
 - Multiple monitors placed in chip centre and four corners
- AVS controller
 - Reliable algorithms for loop stability in discrete V-F scaling
 - Short enough loop response time to prevent VF oscillation
- Mixed analog-digital physical implementation
 - Analog/digital isolations (guide rings etc.)
 - A/D block interface signalling
 - A/D power grids separations

Application based VFS

- Pseudo-dynamic V-F scaling based on application needs (e.g. voice vs. video)
- Switching before an app-execution
- Simpler design -> lower risk impact on yield, TTM
 - A few V-F levels and hence manageable PVT variations
 - Full corner timing closure is feasible for high yield
 - No sensors and complex scaling control
 - Not depend on workload profiling
- Less efficient than DVFS and AVS
- Not for PVT compensation

An example: Intel Turbo Boost

- Clock scaling constrained by T and IRdrop to boost performance
- For a high-performance application, increase clock frequency by 133MHz a step, until reaching defined T or IR-drop limit
- Only scale clock and hence not for energy saving

IBM EngerScale for Power core

- Static Power Saver Mode
 - User control (on/off) for predictable workload change
 - Lower V-F with safe margin
- Dynamic Power Saver Mode
 - DFS based on core utilization and policies configured by user
 - Favor Power: default at low F, increase under heavy utilization
 - Favor Performance: default at max F, decrease when lightly utilized or idle

Production design considerations and recommendation – V-F scaling

- V-F scaling
 - − Min V = 1.8~2 * Vt
 - Too big variation to manage when noise margin < Vt
 - T-inversion at low Vdd make the case even worse
 - Max 4 scaling levels (design corners and closure concerns)
 - Up to 2 Vt cells in a VFS domain to maximize VF scaling range and PVT variation tolerance
- V-regulator
 - Avoid on-chip regulator (linear regulator does not reduce chip P & E; bulk regulator is too noisy)
 - Programmable off-chip regulator is often the choice
 - Watch regulator's settling time (10's-100's us) custom design regulator to reduce settling time as needed

Production design considerations and recommendations - VFS

- Clock generator
 - Can be embedded in the SoC and combined with SoC clk-generator for efficiency
 - Watch clock locking time good PLL to meet req
- Block interface timing challenge due to large clock skew in large V variation in scaling
 - Async interface (sync-cell or FIFO), if applicable
 - Clock pre-compensation shift launch clock earlier by max-skew-variation and add buffers to fix hold violations in short paths

DVFS vs. AVS vs. App VFS vs. PVT DVFS

- Things to consider:
 - Actual P&E saving considering added P/E overhead (P&E on DVFS logic and scaling operations)
 - Area penalty
 - Design closure and verification QoR and TTM
 - IO standards do not scale!
 - Reliability and cost
- A good choice for production design:

Chip-level, app-based VFS combined with PVT DVFS, fixed V on standard IOs


Content

- Dynamic Voltage Frequency Scaling
- Power-gating design
- Production low-power SOC implementation
- Power intent definitions through UPF
- Production low-power design environment
- Summary

Power-gating design


- Principle
- System and components
- Retention strategies and techniques
- Production design considerations and recommendations

Power gating principle



Leakage trend


Power gating system components



- Shut-down and ao domains
- PM unit
- ao-buffers
- Switch cells
- Isolation cells
- Retention rams
- Retention flops


Power Management (PM) Unit

- Control sleep/wakeup sequence
 - Clocks architecturally suppress during sleep
 - Isolation control clamping of outputs pre-sleep
 - Retention control save and restore states
 - Resets put the block in "quiet" state pre-/after-sleep
 - Power-Down when to shut-down and wakeup a block



Always-on repeaters

- Distribute signals through shut-down domains
- Dual rail buffer/inverter with AO-power pin VDD rail is not used; VDDC connects to AO-power No placement restriction





 Normal buf/inv – placed them in dedicate regions with separated ao-rail


Switch cells

- Custom-designed HVt pMOS for header switch and nMOS for footer switch
- Optimized (L,W,BBS) for max efficiency (Ion/Ioff)
- Integrated repeaters
- Single/dual switch cell










Signal isolations

- isolation methods
 - Retain "1" isolation circuit
 - Retain "0" isolation circuit
 - Retain current state circuit
 Retention flop
- Output isolations
 - Pros simple control
 - Cons ao-cell and ao-power
- Input isolations
 - Pros Normal std_cells and Less power (floating input)
 - Cons Complex control on inputs that connect to power-down outputs



Power-gating design

- Principle
- System and components
- Retention strategies and techniques
- Production design considerations


State retention in shut-down period

- Needed to fast resume operations after wakeup based on the states at shut-down
- Retention through live memories
- Retention registers
- Retention rams
- Production design considerations and recommendations

Retention through live memory

- 1. Write/read states to/from live memory, before sleep and after wakeup
 - Proc: simple (software)
 - Cons: long retention/restore latency
- 2. Scan in/out states to/from the memory
 - Proc: shorter latency
 - Cons: retention-based flop stitching may conflict optimal DFT scan stitching
- Much longer latency than retention registers

Balloon style retention register



 Add an always-on high-Vt balloon latch for state retention.


• Pros:

Low leakage and performance impact due to minimum size and low coupling of the balloon latch


Cons:

- Require two global control signals to save and restore state
- 2. Large area penalty (30%)

Control sequence – save/restore retention register




"Live Slave" DFF (posedge)



- HVt ao-slave latch
- Clamp clock to separate slave latch from the register in power-down.
- Pros: Single ret-control signal
- Cons:
- 1. Performance hit due to HVt latch and NAND in clock to Q path
- 2. Power penalty due to NAND in clock

Control sequence - Alive Slave style retention register



Pulsed Latch Base Design

- Pulsed Latch FF PL PL PL: Pulsed Latch Pulse generator PG: Pulse Generator insertion PG JUL FF PL Dummy block insertion 1 1 1 1 Pulse latch replacement www Power and timing Mem Mem Dummy Junn analysis
- Results (2M Gates)


• Dynamic power reduction : 25%

FF	124668		Power (mW)								
Pulse latch replacement	124067		Sequential			Combinational			Total		
			Dynamic	Leakage	Total	Dynamic	Leakage	Total	Dynamic	Leakage	Total
No replacement Pulse generator	601	F/F	121.98	0.683	122.7	76.02	0.196	76.22	197.96	0.880	198.9
	9	Pulse Latch	67.12	0.344	67.46	81.63	0.704	82.33	148.74	1.048	149.8
		Ratio	-45.0%	-49.6%	-45.0%	7.4%	259.2%	8.0%	-24.9%	19.1%	-24.7%

Courtesy of Nobuyuki Nishiguchi (STARC)


Low Power Testable Static Pulse-triggered Flip Flop with Reset and Retention - LPTSPFFRR

Kaijian Shi – ICCD08



- Diff-input-latch for min latch size and low clock power
- Concise design: 3 NMOS and live latch for retention: 2 NMOS for reset
- R2 to prevent contention with input and P3 to prevent state corruption
- Delayed SQ latch; HVt transistors are used in test part to reduce leakage


Save and restore sequence



Reset :

- Async reset in normal operation mode
- No effect in retention mode (preserve flop state)

Mission,Scan,Reset,Retention/Restore Mode HSPICE Simulation of a LPTSPFFRR



- NAND pulse clock generator
- Load: 10fF
- D and SI toggle every cycle
- Toggle Mission/Scan modes
- Check CLR effects in mission, sleep/wakeup and scan modes.
- A weak pull-down nMOS is added in sim_deck to speed up VVDD discharge

Retention technique comparison


impact	Area	Latency	P-save/restore	P-retention
Ram read/write	None	Long	High	Low/None (size/external)
Ram scan/DMA	Low	Medium	Medium	Low
Retention flops	High	Low	Low	Low

- Retention latency constrains the choice of the retention techniques
- Power overhead on saving and restoring states depends on number of states
- No chip power overhead with external non-volatile ram retention
- Overall power saving depends on sleep period
- Mode-dependent retention considerations (light/deep sleep, hibernate, shut-down)

Retention memory

- RAM power is mainly leakage which becomes significant due to increasing RAM size
- Ram leakage reduction in retention mode
 Diode source biasing fixed biasing
 - Dual source biasing tunable biasing
- Ram leakage reduction in function mode
 - Drowsy ram diode source biasing
 - Drowsy ram tunable source biasing
- Considerations and recommendations


Diode source biasing



- Raise Vss to :-
- Reduce array cell voltage
- Reverse bias NMOS


- Fixed bias (Vgs)
- Diode power overhead

Tunable source biasing




- Tunable bias (Vsleep)
- Low power overhead no diode power

Drowsy Ram – Retention till access (RTA)



- RAM access procedure address is available a cycle earlier
- Word line turn on bypass nMOS in the row to get vss for normal ram access
- Rest of the rams remains in retention through source biasing diodes
- Need to delay word line to array cell until V_VSS settles at VSS

Drowsy Ram (RTA) – tunable source bias



44

Retention rams – production design considerations

- Minimize overhead and design complexity
- Optimal diode size retention latency vs. leakage
- Row-group (bank) based retention
 - Reduce source-biasing overhead and complexity
 - Tradeoff: power on a group of wakeup row
 - Little impact on access time

decoding time + v_vss settle time

- Further power reductions
 - Shut-down power to data line drivers not-accessed (in a large ram of multi-word sections)
 - Shut-down periphery in deep sleep mode

Power-gating design


- Principle
- System and components
- Retention strategies and techniques
- Production design considerations

Power-gating benefit – theory vs. real

- Idle power saving = P_{normal} / P_{gated}
- Switch is far from ideal
 ⇒Leaky in shut-down and sw-vdd is not close to 0
- Idle power saving measured from a testchip
 - TSMC90G chip: 15-24x (-10C to100C)
 - TSMC65LP chip: 6-26x (-10C to100C)
- How about off-chip power gating?
 - Close to ideal switching => max saving! BUT :
 - Significantly long wakeup latency
 - Noise to live logic through GND due to rush current
 - High cost and complexity in chip applications


Power Gating Efficiency – TSMC90G

• P_{normal} / P_{gated} varies with T



Power Gating Efficiency – TSMC65LP

• P_{normal} / P_{gated} is more T sensitive in 65LP



Power-gating overhead

- Area overhead
 - New cells (controller, sw, iso, ls, ao-buffer tree)
 - Retention cells size (save/restore registers are 30% larger)
- Power overhead
 - New cells: pm logic and buffer trees
 - PM operations: State retentions, wakeup charging power, state restorations

Power-gating negative impacts

- Impact on performance
 - Wakeup latency (charge-up and restore states)
 - Slow PM cells (retention flops, iso- and Is-cells)
 - Switch IR-drop caused cell delay degradation
 - For case study 5% IR drop -> 9% delay degradation and for 10% voltage drop -> 27% lower performance
- Impact on power integrity if not managed
 - Wakeup rush current could cause large IR-drop in live logic and malfunction
 - Complex switched power grid is error prone
- Impact on schedule
 - Complex design takes longer to implement and even longer to verify (pm sequence, pm modes combinations ...)

Content


- Dynamic Voltage Frequency Scaling
- Power-gating design
- Production low-power SOC implementation
- Power intent definitions through UPF
- Production low-power design environment
- Summary

Production low-power SOC implementation

Correct strategies and attention-to-details are keys to success


- Process selection
- Power domain partitioning considerations
- Central vs. Hierarchical PM control
- Retention strategies
- Switch power network design
- Things to watch in the implementation

Process selection based on power gating efficiency




- Leakage saving is more efficient in LVt, specially at high temperature
- Limited leakage saving (5x) in LP and HVt combination
- Yet, HVt leakage is 1.5-2x lower than N/LVt ; LP process leakage is 65-200x lower than G process => Choose LP/ HVt when standby leakage is primary concern and design it not timing critical

Process selection considering power-delay efficiency (P*D product)



- Power needed for normal operation; lower P*D -> higher efficiency
- Differences in Vt and T are not significant
- G-process is more efficient than LP
- Choose G-process if operational power reduction is critical or design is timing critical (area and power explosion)

Actual Power/Energy saving - operation profile dependent



Power domain partition considerations

- Key: power saving must overwhelm overheads
- Consider domain operation profile
 - Idle rate = t_{idle}/t_{active} (should be high enough)
 - idle period should be much longer than wakeup's
- Size small domain does not worth the effort
- Timing criticality
 - Can chip performance tolerate wakeup latency?
 - Can inter-block paths meet timing with isolation cells?
 - Enough timing margin for delay degradation?
- Functional/logic hierarchy and interface complexity

Central vs. hierarchical PM control

- Central PM global PM control
 - Less complex to implement and verify
 - Global PM control distribution
- Hier-PM each block has a local PM
 - Suitable when a block needs complex control to take care of pending jobs and handshakes before going into sleep
- Choose central PM if design does not requires complex chip/block pm control
- Good practice: reset before sleeping to minimize shut-down noise to live logic
- Consider test needs all live vs. gated test; controllability at tester


Retention strategy recommendations

- Sleep mode retentions (Choice in preference order)
 - Avoid retention if you can (if app does not impose that)
 - Consider retention through live memory strategy, if retention latency does not cause wakeup latency constraint violations
 - Save and restore states in retention rams if already in a design
 - Save and restore states in an always-on memory, otherwise
 - Consider single-control "live slave" retention flops, if flop o/p paths are not timing critical
 - Explore partial state retention if full retention is deemed too expensive in area overhead. Watch out for DV complexity.
 - Ensure proper reset non-retained states at wakeup to prevent X propagation DV complexity
 - No dead lock at wakeup

Retention strategy recommendations

- Mission mode power reduction with RTA rams
 - On selected rams, based on operation profile and timing:
 - low access rate e.g. L2/L3 cache
 - not in a timing critical path due to longer access time
- Retention rams implementations
 - Consider diode source biasing rams for easy implementations
 - Consider tunable source biasing rams for large rams where the extra power supply to the rams bias can be justified by the considerable idle power saving
 - Take care of mode switching sequence and timing constraints
 - Ret-rams may not work in illegal PM transition states
 - Must meet PM state switching timing constraints in IP spec, including signal hold time and wait period
 - Check if ram's inputs are isolated during retention. If not, need to clamp ram inputs
 - Low noise on ram array supply to prevent data corruption

Switch P/G network design




Mission-mode pg grid design to meet IRdrop and EM constraints

- Network style
- Switch cell type and number
- Switch pg network synthesis

Wakeup latency and in-rush current control


- Switch turn-on sequence control
 - Determine product's power-gating efficiency and QoR
- Impact performance, power integrity and schedule

Switch power network style selection – Ring style



- Good choice for a domain not needing always-on power in the domain
- Easy power planning: separate vdd and vvdd, switches outside domain, conventional internal pg grid generation
- Need sufficient via arrays for switches/rings connections (IR-drop/EM)
- Do not pack ring switches and check impact on IO routability

Switch power network style selection – Grid style



- Smaller area penalty and better power integrity than ring-style
- Good choice for a design that requires always-on power in domain
- Suggest to implement power-gating RAMs and IPs to avoid otherwise challenge local switch rings for those RAMs and IPs.
- Thick top metal for VDD and lower metal for VVDD

Recommendations - Ring vs. Grid style

- Choose Grid style for a design if:
 - It implements retention registers
 - It does not have many macros
 - It requires pushing leakage down to limit
- Choose Ring style for a design if:
 - No need permanent VDD in the power-gating blocks
 - Power-gating blocks are not too large to build virtual
 P/G network that meets IR-drop target
 - No too many block IOs to route through switch rings
- Hybrid (Grid + macro-ring) only when needed

Switch cell selection from IP vendors

- For ring-style or coarse-grid power-gating, consider good size switch cells for area efficiency
- For fine-grid power-gating, consider small switch cells directly driving rails
- For dual vdd/vvdd rails p/g network or dual rail retention flops, choose small dual rail switch cells directly connected to both rails
- For dual (trickle+main) daisy chains power-on design, choose switch cells that have two switch transistors (weak and strong) for easy implementation and loopback chain hookup

Number of switch cell

Power based estimation method

 $N_switch = K * (P / Vdd) / Ids$


Where

- K is the safe margin factor (1.5 2.0) covering NBTI, variation, etc.
- P is the worst-case average power
- Vdd is supply voltage
- Ids is switch current when Vds = switch IR-drop target

Switch P/G network synthesis

- Quality of switch P/G network is determined by both switch cell and P/G mesh designs which requires:-
- Simultaneously optimize VDD, switch cells, VVDD
- Optimal switch insertion and P/G mesh strap pitches and widths for min area and max routeabillity meeting a given IR-drop target
- Fake via concept to model switch cell drive, layout positions and physical connections. This enables leveraging existing industrial power network synthesis methods and tools


Switch power network modeling



Cell current sink: worst-case average cell current


-- from power estimation or power analysis

Switch power network after P/G extraction



Rwire: wire resistance ($\rho * I / w$) Rvia: via array resistance

Resistive power network with fake vias



solver

Rfake_via: $r = \Delta V ds / \Delta I d$, x,y = sleep-t position

Switch power network synthesis

- Optimization problem


```
min (w*Asleep + Astraps)
IR<sub>n</sub> < IR<sub>target</sub>
| j<sub>m</sub> | < j<sub>EM</sub>
```

where

Asleep is total silicon area of the sleep transistors **Astraps** is total metal area of VDD and VVDD net wires

- w is weight
- **IR**_n is IR drop on node *n* and IRtarget is defined IR drop target
- **j**_m is current density of VDD network branch *m*
- **j**_{EM} is maximum current density defined to prevent EM violations


Synthesis flow



Wakeup latency and rush current


- Wakeup latency mainly the time to charge a design to a full power-on state
 - Performance hit and application constraints
- Large charging current at wake up
 - Simultaneous charging power nets
 - Crowbar current
 - \rightarrow Large IR-drop \rightarrow malfunction, data corruptions
- Optimal wakeup control
 - Minimize peak rush current while meeting max charge-up latency requirement
- A practical solution
 - Daisy chain style power-on sequence

Wakeup rush current control – Single daisy chain




- Sequentially turn on switches to limit charge current
- Fully turn-on time is determined by buffer delay and chain length
- Rush current is constrained by switch size and buffer delay

Wakeup rush current control – Dual daisy chains




- Small transistors to form weak chain that trickle charge design at wakeup
- Strong transistors to form main chain that fully charges design
- Low rush current (small T at wakeup and small delta-V when main T on)
- Check if chain delay cause issue in wakeup latency constraint

Loop-back weak+main chain




• Explore built-in twin switch and buffers to ease daisy chain routing

Wakeup rush current control – Complex daisy chains



- Parallel short chains to reduce charge-up time
- Sequentially turn on the short chains to control rush current


Wakeup rush current control – Programmable daisy chains



- For 1) Application specific charge-up time 2) T-based adjustment
- App (software) programmable daisy chains to meet app and T req.
- Different length chains controlled by PM registers based on program

Wakeup analysis – dynamic IR-drop analysis

- Switch cells are modelled by I-V curve from SPICE char
- Transient P/G network solver to calculate charge current and ramp-up voltage



Fast charge-up:

 Short weak chain and 5ns delay of main chain-on time Slow charge-up:

 Short weak chain and 20ns delay of main chain-on time

Wakeup control – recommendations (in order of preference)

Based on wakeup latency constraint, domain size, and switch size and placement

- Consider loop-back (trickle+main) daisy chain for easy implementation and good rush current control, if the chain delay meets wakeup latency
- 2. Use dual daisy chain structure if wakeup latency constraint is appdependent. Let application control chain hookup
- 3. For tight wakeup latency constraint, consider parallel short daisy chains. Check dynamic IR-drop in live-pg-grids
- 4. Consider programmable wakeup control method, if design will operate at large voltage and temperature variations, and wakeup latency constraint varies significantly with applications.

SW Power network design - Summary


- Quality of switch P/G network design has strong impact on effect of power-gating design
- Power integrity and sleep mode leakage of a power-gating design is determined by switch P/G network design
- The wakeup latency and rush current are controlled by proper switch turn-on sequence configurations
- The IR-drop effect of rush current on alive blocks can be mitigated by distance rush current sources from alive blocks
- Static and dynamic IR-drop/EM analysis are needed for switch P/G network design and power-up sequence configuration respectively

Things to watch out for in power-gating production design

- Clock tree integrity domain aware CTS
- DFT testability domain aware DFT insertion
- Global control integrity always-on logic synthesis


Power island aware CTS

- Avoid clock tree broken by a powerdown block
- Island based subtrees
- Top-level CTS
 - Balance to subtrees
 - Metal connections to subtree root buffers
 - Use always-powered buffers for long nets cross power islands



Domain-aware DFT


- All live chip test test power could be too large, simple DFT
 - Scan chains can cross domains, though may need LS at interface
 - Watch out for deadlock in Pwr-on-reset (e.g. ram efuse chain)
- Allow shut-down blocks in chip test low test power, complex DFT
 - Domain-based scan chains
 - Maintain tester controllability




Always-On (AO) logic synthesis

- Ensure signal controllability in sleep mode
- AO net identification
 - Designer define
 - Trace from AO block ports and macro pins
 - Logic/nets in fanin cone to an AO port/pin are AO
 - Based on related supply nets of ports/pins
 - Assumption: single switched supply, any other supplies are AO supplies and require AO drivers
- Domain-based AO logic insertion
 - AO cells in shut-down domains and normal cells in AO domains
 - Watch out for:
 - AO cells in AO domains waste area and complexity
 - AO in shut-down nets cause short-circuit power (floating input)


Domain-aware AO synthesis




- AO-buf in shut-down domains
- normal-buf in always-on domains



Port/pin-aware AO synthesis



 AO-buffers drive domain AO ports or macro AO pins



Content

- Dynamic Voltage Frequency Scaling
- Power-gating design
- Production low-power SOC implementation
- Power intent definitions through UPF
- Production low-power design environment
- Summary

UPF – IEEE 1801 (Power Intent spec)


Functional intent defined in RTL

- Architecture
 - Design hierarchy
 - Data path
 - Custom blocks
- Application
 - State machines
 - Combinatorial logic
 - I/Os
 - EX: CPU, DSP, Cache
- Usage of IP
 - Industry-standard interfaces
 - Memories, etc

Power intent defined in UPF


- Power distribution architecture
 - Power domains
 - Supply rails
 - Shutdown control
- Power strategy
 - Power state tables
 - Operating voltages
- Usage of special cells
 - Isolation cells, Level shifters
 - Power switches
 - Retention registers
- RTL extension; understood by DV and Implemenation tools

UPF - a simple conceptual design



- Power Intent
 - 3 Power Domains
 - Shut-down (0.864V)
 - AO (1.08V)
 - Top (0.864V)
 - Retention FF required
 - LS/ISO cells required


Create Power Domain in UPF




- create_power_domain
 - 2+1 Power Domains
 - 1.08V
 - 0.864V
 - Top Level

create_power_domain TOP_PD
create_power_domain FLOP_AON_PD
 -elements {flop_AON}
create_power_domain FLOP_SD_PD
 -elements {top_sd}


Create Supply Net/Port in UPF




Create Power Switch in UPF




Define Isolation Cell Strategy




Define Level Shifter Strategy



Define Retention Strategy



Defining Valid States



Allowed transitionsDisallowed transitions


Content

- Dynamic Voltage Frequency Scaling
- Power-gating design
- Production low-power SOC implementation
- Power intent definitions through UPF
- Production low-power design environment
- Summary

Design environment for production low power design

- Manage complex low-power design flow
- Implement fine-tuned strategies and techniques for production designs
- Minimize human mistakes and flow errors
- Smooth design data transactions between tools and flow steps
- Ease-to-Use, QoR, fast TTM

Lynx Design System Overview Four Components of Lynx



Open environment for flow development and execution

Production Flow

- Open, proven production flow in use to 28nm
- Integrated low power methodologies
- Integrated ARM-Synopsys implementation RM's

Runtime Manager

- Graphical flow creation, configuration, execution, and monitoring
- Rapid design exploration


Management Cockpit

- Unique visibility into design status, trends
- Works in conjunction with the Runtime Manager to provide a complete environment


Foundry-Ready System

- Pre-validated IP, libraries, tech files and library preparation collateral
- Automated and manual tape out checks


Lynx Production Flow



Design Vision Visual UPF




Power Switch Insertion




Two different power switch insertion strategies employed here

- Power switches for pd0 inserted at top-level, just outside left and right edges of block
 - pd0 operates at same voltage as top-level
 - HFNS can be used to buffer sleep net, no AO synthesis required
- Power switches for pd1 inserted as an array inside voltage area
 - pd1 uses VDDL
 - Sleep pins are daisy chained together
 - Sleep net level shifted before entering pd1; AO synthesis performed inside pd1


Multi-Voltage Power Network Synthesis



- Concurrently synthesize all power and ground for all voltage areas and top
- Also inserts and optimizes power switch cells
- Automatically align and connect to power switch cells




What Happens During Compile?




- Clock gating insertion
- Automatic special cell insertion / inferencing based on UPF specification
 - LS, ISO, ELS, RR
- Automatic AON synthesis
- PG nets logically created
- Dynamic and leakage power optimization
- With DFT:
 - MV, power aware scan chain architecture

MV-Aware Placement and Optimization



- Special level shifter and isolation cell handling
- Always-on, high fanout net synthesis (HFNS)
- Multi-site row support
- Routing estimation detours around voltage area

MV-Aware Clock Tree Synthesis




10

- Register clusters are created respecting voltage areas
- Clock routing is confined to voltage area
- Tracing through level shifters and enable level shifters


LS on clock nets at boundary crossings

Secondary Power Pin Routing



- LS, ISO, AO, RR alwayson power pins require special routing
 - Not on standard cell main rail
- Net mode routing
 - Cluster based: no more than a specified number of pins can be connected together on a small power line
 - User control of the max number of cells per cluster
 - User control of the routing layers

MV Routing – Signal Routing




 Virtual and global routing cannot cross voltage areas

- Detail routing is more flexible on local search and repair boxes
- Post routing optimization respects voltage areas
- Consistent routing behaviour across the design flow

Other effective power reduction methods

- Architecture changes (algorithms, parallel vs iteration, hardware accelerator, etc.)
- Low-power IPs (RTA rams, low-power USB, ...)
- Better clock-gating structure (Functional/RTL, activity-aware auto clock-gating, etc.)
- Datapath gating (operand-isolation, low-glitch datapath, low-power DesignWare,...)
- Multi-Vth optimization
- Watch out for Pleak/Pdyn changes! It affects decisions on power reduction strategies.

Advance low power silicon technologies -High-k gate-dielectric and metal gate CMOS




High-k dielectric and metal gate CMOS Intel HKMG 45nm

- Benefit: high gate cap, thicker tox and high lon/loff
- Hafnium dioxide (HfO₂) gate dielectric (k=25) →
 - Larger gate cap $C = k\varepsilon_0 \frac{A}{t}$
 - Higher Ion/Ioff


$$L_{on} = \frac{W}{L} \mu C \frac{(V_g - V_t)^{\alpha}}{2}$$

- Thicker tox: 18-20A (1.0-nm EOT) => lower gate leakage
- Dual band-edge work function metal gates
 - Titanium nitride (TiN) for PMOS
 - TiN barrier alloyed (TiAIN) for NMOS
- Improvement over SiO₂ bulk CMOS
 - 25% drive current increase at the same leakage
 - 100x leakage reduction at the same drive current

MuGFET (FinFET)



Merged Fin and PD-SOI devices



- Pros
 - ~20% more current per chip area
 - Low subthreshold leakge and better subthreshold swing due to full depletion
 - More resistant to random dopant fluctuations
- Cons
 - Higher parasitic capacitance
 - Vulnerable to LER -> requires spacer litho
 - Quantized channel width W

Summary

- DVFS: actual power-saving must justify impacts on cost, risk and schedule
- Production power-gating design: becomes main stream; complex yet can be low risk if follow recommendations and use quality flows/tools
- UPF and low-power design environment: manage complexities, minimize errors/mistakes, efficient
- Low-power design decisions:
 - Overall consideration of actual power saving against tradeoffs
 - Other project priorities e.g. Schedule, speed, area
- Low-power silicon technologies




Considerations for low power DFT


- Test mode power is much higher than functional power
 - All block are active in testing
 - High switching propagations during scan/capture
 - High speed test (at-speed BIST, transition test) -> peak power
- Reduce test pattern switching to lower scan power
- Block switching to functional logic in scan shift mode
- Group-by-group scan shifting
- Minimize DFT logic power in functional mode

Reduces Power Consumption During Shift

- Low power fill
 - Replicates care bits down scan chain
 - Up to 50% reduction in average test power
 - No design changes needed
- Flop gating
 - Disables switching in combinational logic
 - Automatically identifies best scan flops to gate-off during shift
 - Considers non-critical paths


- Uses Power Compiler estimates of combinational cloud activity
- Enables even greater reduction in shift power






Scan Grouping Reduces Power During Shift

 Shifts "Scan Groups" one-at-a-time to load/unload scan chains



Minimize DFT Logic Power in Functional Mode


- Principle: gate inputs to compressor logic to block switching propagation
- Insert power-save logic that block compressor inputs during functional mode
- Minimizes area impact by leveraging compressor architecture




MPEG4 SRPG workload test-bench

MPEG XVid Player workload

- 25 frame-per-second movie
 - ~ 90 second movie
 - Repeats endlessly
- OLED frame buffer copy (~8ms)
 - "soft" DMA decoded frame
- MPEG next-frame decode (5-15ms)
 - Variable workload
 - Depends on motion complexity
- OLED frame time histogram scroll (~3ms)
- Then WFI entry to chosen sleep state
 - HALT (base-line leakage measurement)
 - SRPG with/without diagnostic CRC-32






Body bias

- Body bias (for yield and/or power)
- chip vs domain,
- proc and cons (more signoff corners, bias pg grid).
- Diminishing point in sub-40nm where subthreshold leakage is no longer dominate.
 Gate leakage worse with body bias


Leakage in temperature – TSMC90G

- Std Cell power gated (16K caches non PG)
- -10° to 100°C




Leakage in temperature – TSMC65LP

- Std Cell power gated (16K caches non PG)
- -10° to 100°C



Shaving Voltage Margins with Razor


• *Goal:* reduce voltage margins with *in-situ* error detection and correction for delay failures



- Proposed Approach:
 - Remove safety margins and tolerate occasional errors
 - Tune processor voltage based on error rate
 - Purposely run *below* critical voltage
 - Data-dependent latency margins
- Trade-off: voltage power savings vs. overhead of correction

Source: David Blaauw, U. of Michigan

Razor Timing Error Detection



- Second sample of logic value used to validate earlier sample
- Need restart MEM pipeline stage after correction


Source: David Blaauw, U. of Michigan


Considerations for production design

- Area overhead
 - redundant logic, e.g. shadow latches
 - Mitigation: only apply to critical paths
- Power overhead
 - Dynamic and leakage power on Razor logic
 - Power on recovering data where needed
- Performance degradation
 - Re-do failing task or halt operation until correction
- Key design issues:
 - Maintaining pipeline forward progress
 - Meta-stable results in main flip-flop
 - Short path impact on shadow-latch
 - Recovering pipeline state after errors
 - What is the "good" vdd that gives acceptable miss/hit rate?

Source: David Blaauw, U. of Michigan

Main leakage currents in sub-90nm





- Subthreshold current
 - Weak inversion (OFF-state)
 - Increase with Vth reduction
 - Increase with temperature

$$I_{sub} = I_{st} * e^{\frac{Vgs + \sigma V_{DS} - V_{th}}{nkT/q}} \propto e^{\frac{-V_{th}}{T}}$$

- Gate tunneling current
 - High Vgs (ON-state)
 - Increase with Tox reduction
 - Dominant in sub-90nm
 - Not sensitive to temperature