
MATLAB EXPO 2018

Designing and Prototyping Digital Systems on SoC FPGA

Hitu Sharma Application Engineer Vinod Thomas Sr. Training Engineer



What is an SoC FPGA?




A typical SoC consists of-

- A microcontroller, microprocessor or digital signal processor (DSP) core
- Programmable Logic (FPGA)
- Memory blocks
- External interfaces such as USB, FireWire, Ethernet, USART, SPI, etc.
- Analog interfaces including ADCs and DACs
- Voltage regulators and power management circuits


Combines <u>High-speed compute capabilities of</u> <u>FPGAs</u> and the ability to perform <u>Complex</u> <u>operations on DSPs or MCUs</u>









Application Examples



Vision







Customer Case Study: Punch Powertrain



"This would not have been possible to design at all previous to adopting HDL code generation from Simulink modelbased design"

MATLAB EXPO 2018

Requirements

- New switched reluctance motor new complex control strategies
- Fast: 2x the speed of their previous motor
- Target to a Xilinx[®] Zynq[®] SoC 7045 device
- Needed to get to market quickly
- No experience designing FPGAs!

- Designed integrated E-drive: Motor, power electronics and software
- ✓ 4 different control strategies implemented
- ✓ Done in 1.5 years with 2FTE's
- ✓ Models reusable for production
- Smooth integration and validation due to development process – thorough validation before electronics are produced and put in the testbench




Challenges in SoC design

Partitioning of Algorithm	 What goes on FPGA and what goes on Processor Change in architecture involves reprogramming
Programming and Verification Expertise	 Proficiency in both HDL and C programming Both have different verification methodologies Late detection of errors
Interface Between Software & Hardware	 Ensure Reliable transfer of data between FPGA and Processor
Verification of the Design	 SoC Verification
Applications & Custom Board	 This involves configuring different peripherals




From Behavioral Model to Implementation Model





Target Receiver/Transmitter on Systems-on-Chip (ARM/FPGA)



MATLAB EXPO 2018

MathWorks[®]




Addressing Challenges in SoC Design

Partitioning of Algorithm	Simulink for System Architecture Modeling
Programming and Verification Expertise	 Proficiency in both HDL and C programming Both have different verification methodologies Late detection of errors
Interface Between Software & Hardware	 Ensure Reliable transfer of data between FPGA and Processor
Verification of the Design	 SoC Verification
Applications & Custom Board	 This involves configuring different peripherals




Implement and Prototype Algorithms in Hardware





HDL code Generation






Generate Software Interface model

HDL Workflow Advisor - zynqRadioHWSWQPSKAD9361AD9364SL/HDL_Q	SK –	
File Edit Run Help		
Find: 🗸 🗸 🔶		
	A. S. Caenerate Software Interface Model Analysis Concrete as software interface model with IP core driver blocks for C code generation. In provide driver blocks for C code generation. Skip this Operating To provide driver blocks for C code generation. To run this To run	Prepare model for IP core generation Configure Interface Logic Configure Interface Logic
	»	
	Ready 73% FixedStepDiscrete	
	Help	Apply




Algorithm Partitioning and HW-SW Co-Design





HDL Optimizations


- Speed Optimization
 - Distributed Pipelining
 - Adaptive Pipelining
 - Clock-Rate Pipelining
- Area Optimization
 - Streaming
 - RAM Mapping
 - Resource Sharing






Hardware Verification

- "Validation Model" generation by HDL Coder
- RTL code against Implementation Model
 HDL Cosimulation through HDL Verifier
- Hardware Results against Implementation Model
 - FPGA-in-the-loop verification through HDL Verifier





Software in the Loop (SIL) Verification





HDL Library Summary

	o ×
HO PL AP SHO SHO 🔥 Vivado2016.4 📣 Vivado2016.2 📣 ERTTool 📣 Level2Tool 🏤 ECClose 🏤 SimClose 📣 MyClose 🛃 🔚 🔏 🐴 🚔 🛱 🌍 🔗 🔂 🕐 Search Documentation	🔎 Vinod 🗸
New Script New Open I Compare Import Save Open Variable Import Save Open Variable Import Save Import	
FILE VARIABLE CODE SIMULINK ENVIRONMENT RESOURCES Image: Ima	۔ ج ح
	Work
	× Name ^
Folder $\hat{f_x} >> I$	
B FIL_test	
E Files	
mlem	
<pre>Module_1</pre>	
B ldf	
B slec	
B slhl	
B slprj	
B lzq	
B lzr	
B Swathi	
CFT File	
Details ^	< >




HDL Library Summary

2 BULLOGER						
> HDL Coder Stateflow			\wedge	1	0 3	
		AVE	RT7		1	
 DSP System Toolbox HDL Support 	$\sim \sim$			c = m G	$2 \rightarrow 0$	
Filtering Math Functions	H(z)				3 1	x x x
Math Functions						
Signal Management	Comm	Comm	Comm	Error Detection	Interleaving	Modulation
Signal Operations	Filters	Sinks	Sources	and Correction		
Sinks						
Sources						
Statistics						
Transforms						
Communications System Toolbox HDL Support						
Comm Filters						
Comm Sinks						
Comm Sources						
> Error Detection and Correction						
Interleaving						
> Modulation						
Vision HDL Toolbox						
Analysis & Enhancement	0 0 0					
Conversions						
Filtering						
Geometric Transforms						
I/O Interfaces						
Morphological Operations						
Statistics						
Utilities						
✓ HDL Verifier						
For Use with Cadence Incisive						
For Use with Mentor Graphics ModelSim						
✓ LTE HDL Toolbox						
Error Detection and Correction						
I/O Interfaces						
Utilities						
Recently Used						




LTE HDL Toolbox R2017b



- Turbo Encoder
- Turbo Decoder
- Convolutional Encoder
- Convolutional Decoder
- CRC Encoder
- CRC Decoder
- PSS/SSS Detection
- MIB Recovery
- LTE Frequency Scanner

- Frame-to-samples / samples-to-frame
- Sample bus creator / selector
- Templates to connect MATLAB tests/golden
 reference to Simulink HW implementation





Vision HDL Toolbox

Design and prototype video image processing systems


- Modeling hardware behavior of the algorithms
 - Pixel-based functions and blocks
 - Conversion between frames and pixels
 - Standard and custom frame sizes

Prototyping algorithms on hardware

(With HDL Coder) Efficient and readable HDL code

(With HDL Verifier) FPGA-in-the-loop testing and acceleration

Matlab expo 2018





C code supported libraries

Product	Extends Code Generation Capabilities for
Aerospace Blockset™	Aircraft, spacecraft, rocket, propulsion systems, and unmanned airborne vehicles
Audio System Toolbox™	Audio processing systems
Automated Driving System Toolbox™	Designing, simulating, and testing ADAS and autonomous driving systems
Communications System Toolbox™	Physical layer of communication systems
Computer Vision System Toolbox™	Video processing, image processing, and computer vision systems
Control System Toolbox™	Linear control systems
DSP System Toolbox™	Signal processing systems
Embedded Coder	Embedded systems, rapid prototyping boards, and microprocessors in mass production
Fixed-Point Designer™	Fixed-point systems
Fuzzy Logic Toolbox™	System designs based on fuzzy logic
HDL Verifier™	Direct programming interface (DPI) component and transaction-level model (TLM) generation from Simulink
IEC Certification Kit	ISO 26262 and IEC 61508 certification
Model-Based Calibration Toolbox™	Developing processes for systematically identifying optimal balance of engine performance, emissions, and fuel economy, and reusing statistical models for control design, hardware-in-the- loop (HIL) testing, or powertrain simulation




Addressing Challenges in SoC Design

Partitioning of Algorithm	Simulink for System Architecture Modeling
Programming and Verification Expertise	HDL and Embedded Coder
Interface Between Software & Hardware	 Ensure Reliable transfer of data between FPGA and Processor
Verification of the Design	 SoC Verification
Applications & Custom Board	 This involves configuring different peripherals




Interface Between Hardware and Software





Interface Configuration






Addressing Challenges in SoC Design

Partitioning of Algorithm	Simulink for System Architecture Modeling
Programming and Verification Expertise	Automatic C and HDL Code Generation
Interface Between Software & Hardware	Generation of AXI Protocol Drivers
Verification of the Design	 SoC Verification
Applications & Custom Board	 This involves configuring different peripherals



SoC Verification using PIL






Addressing Challenges in SoC Design

Partitioning of Algorithm	Simulink for System Architecture Modeling
Programming and Verification Expertise	Automatic C and HDL Code Generation
Interface Between Software & Hardware	Generation of AXI Protocol Drivers
Verification of the Design	Unified Verification Framework
Applications & Custom Board	 This involves configuring different peripherals




Board and Reference Design






Multiple Reference Designs






External and Internal Interfaces






Reference Design for Software Defined Radio






Software Defined Radio Workflow






Application Example: Software Defined Radio






Reference Design for Computer Vision Applications






Application Example: Pot-Hole Detection





Application Example: Pot-Hole Detection






Supported SoC platforms and Reference Designs

- Xilinx SoCs
 - ZedBoard
 - ZC702 Evaluation Board
 - ZC706 Evaluation Board
 - Analog Devices RF SOM

Video and Image Processing



Software-Defined Radio




Motor Control





Supported Intel SoC platforms and Reference Designs

- Intel SoCs
 - Arrow SoC
 - Intel Cyclone V SoC




Motor Control



A N / -+ LT A / --- 1- 5"

MathWorks Hardware Support Packages (6)







From the Design and prototype vision systems using Xilinx Zynq-based hardware

25 Downloads 🚯

MATLAB EXPU 2018

>> Sl

MathWorks

SoC Custom Reference Design

Example shipping with product


Define and Register Custom Board and Reference Design for SoC Workflow

This example shows how to define and register a custom board and reference design in the HDL Coder™ SoC workflow. Using this example, you board and a custom reference design in the HDL Workflow Advisor for the SoC workflow.

This example uses a ZYBO Zynq board, but in the same way, you can define and register a custom board or a custom reference design for the Alte

- Requirements
- Set up the ZYBO board
- Create and export a custom reference design using Xilinx Vivado
- Register the ZYBO board in HDL Workflow Advisor
- Register the custom reference design in HDL Workflow Advisor
- Execute the SoC workflow for the ZYBO board





MATLAB EXPO 2018

https://www.mathworks.com/help/supportpkg/alterasochdlcoder/board-and-reference-design.html



Custom Board Work Flow

% Construct reference design object
hRD = hdlcoder.ReferenceDesign('SynthesisTool', 'Xilinx Vivado');
hRD.ReferenceDesignName = 'Default system with OLED and XADC';
hRD.BoardName = 'My ZedBoard';

Target platform:	My ZedBoard	•
Synthesis tool:	Choose a platform Generic Altera Platform Generic Xilinx Platform	
Family: Zyng	My ZedBoard	

н

V

OLED enable Outport

boolean

1.1. Set Target Device and Synthesis Tool	
Analysis (^Triggers Update Diagram)	
Set Target Device and Synthesis Tool for HDL code generation	
Input Parameters	
Target workflow: IP Core Generation	•
Target platform: My ZedBoard	Launch Board Manager
Synthesis tool: Xilinx Vivado	Tool version: 2016.4 Refresh
Family: Zynq	xc7z020 •
Package: clg484 Speed:	-1 •
Project folder: hdl_prj_refDesign	Browse

1.3. Set Target Interface Analysis (^Triggers Update Diagram) Set target interface for HDL code generation Input Parameters Processor/FPGA synchronization: Free running Ŧ Target platform Interface table Bit Rance / Address / FPGA Pin Port Name Port Type Data Type Target Platform Interfaces DO OUT uint16 Output data bus (XADC DRP) [0:15] T [0:15] Inport DRDY OUT Inport boolean Data ready signal (XADC DRP) [0] sfix16 En6 AXI4-Lite Temp AXI4 Outport ▼ x"100" sfix16_En6 Temperature (OLED) [0:15] Temp Outport [0:15] VccInt_AXI4 Outport ufix16_En14 AXI4-Lite ▼ x"104" V_AXI4 ufix16_En15 AXI4-Lite ×"108" Outport ufix16_En15 Outport Potentiometer P1 (OLED) [0:15] T [0:15] ufix16_En15 Vaux0 AXI4 Outport AXI4-Lite ▼ x"10C" Vaux0 Outport ufix16_En15 Potentiometer P2 (OLED) [0:15] ▼ [0:15] Vaux8 AXI4 Outport ufix16 En15 AXI4-Lite ▼ x"110" ufix16_En15 Vaux8 Outport Potentiometer P3 (OLED) [0:15] · [0:15] DADDR IN Outport ufix7 Address bus (XADC DRP) [0:6] ▼ [0:6] · [0] DEN IN Outport boolean Enable signal (XADC DRP)

Enable signal (OLED)

[0]



Custom Board Work Flow




Addressing Challenges in SoC Design


Partitioning of Algorithm	Simulink for System Architecture Modeling
Programming and Verification Expertise	Automatic C and HDL Code Generation
Interface Between Software & Hardware	Generation of AXI Protocol Drivers
Verification of the Design	Unified Verification Framework
Applications & Custom Board	Reference Designs



SoC FPGA Design Flow












FIL Verification: Supported Development Kits

- PolarFire Eval Kit
 - High Performance Kit for full development & testing



- SmartFusion2 Advance Development Kit
 - Full Feature Kit with Advanced Peripherals



MATLAB EXPO 2018

Purpose Built Kits for Evaluation and Development of Performance Oriented Low Power Applications



Training Services

Exploit the full potential of MathWorks products

Flexible delivery options:

- Public training available in several cities
- Onsite training with standard or customized courses
- Web-based training with live, interactive instructor-led courses

More than 48 course offerings:

- Introductory and intermediate training on MATLAB, Simulink, Stateflow, code generation, and Polyspace products
- Specialized courses in control design, signal processing, parallel computing, code generation, communications, financial analysis, and other areas





DSP for FPGAs

This three-day course will review DSP fundamentals from the perspective of implementation within the FPGA fabric. Particular emphasis will be given to highlighting the cost, with respect to both resources and performance, associated with the implementation of various DSP techniques and algorithms.

Topics include:

- Introduction to FPGA hardware and technology for DSP applications
- DSP fixed-point arithmetic
- Signal flow graph techniques
- HDL code generation for FPGAs
- Fast Fourier Transform (FFT) Implementation
- Design and implementation of FIR, IIR and CIC filters
- CORDIC algorithm
- Design and implementation of adaptive algorithms such as LMS and QR algorithm
- Techniques for synchronisation and digital communications timing recovery



Generating HDL Code from Simulink

two-day course shows how to generate and verify HDL code from a Simulink[®] model using HDL Coder[™] and HDL Verifier[™]

Topics include:

- Preparing Simulink models for HDL code generation
- Generating HDL code and testbench for a compatible Simulink model
- Performing speed and area optimizations
- Integrating handwritten code and existing IP
- Verifying generated HDL code using testbench and cosimulation



Programming Xilinx Zynq SoCs with MATLAB and Simulink

two-day course focuses on developing and configuring models in Simulink[®] and deploying on Xilinx[®] Zynq[®]-7000 All Programmable SoCs. For Simulink users who intend to generate, validate, and deploy embedded code and HDL code for software/hardware codesign using Embedded Coder[®] and HDL Coder[™].

A ZedBoard[™] is provided to each attendee for use throughout the course. The board is programmed during the class and is yours to keep after the training.

Topics include:


- Zynq platform overview and environment setup, introduction to Embedded Coder and HDL Coder
- IP core generation and deployment, Using AXI4 interface
- Processor-in-the-loop verification, data interface with real-time application
- Integrating device drivers, custom reference design



New: Software Defined Radio with Zynq using Simulink

- Learn the Model-Based Design workflow from simulation of RF chain, testing with Radio I/O to moving design to chip
- Get hands-on experience with PicoZed
 - Setting up and communicating with board
 - Capture over-the-air signal and process in MATLAB
 - AD9361 configuration
 - HW/SW co-design for SDR

Stower det as a second of the second of





MathWorks Public Training

Guaranteed to run

Upcoming Public Trainings `	Dates		Location
DSP for FPGAs	May 7-9	۲	Bangalore
DSP for FPGAs	June 11-13		Hyderabad
Generating HDL Code from Simulink	Aug 27 - 28		Hyderabad
Programming Xilinx Zynq SoCs using MATLAB and Simulink	Aug 29 - 30		Hyderabad
Software Defined Radio with Zynq using Simulink	Aug 31		Hyderabad
Generating HDL Code from Simulink	Oct 8 -9	۲	Bangalore
Programming Xilinx Zynq SoCs using MATLAB and Simulink	Oct 10 - 11	۲	Bangalore
Software Defined Radio with Zynq using Simulink	Oct 12	۲	Bangalore



Call to Action Videos and Webinars

- White Paper: <u>Deploying LTE Wireless Communications on FPGAs: A</u> <u>Complete MATLAB and Simulink Workflow</u>
- Webinars:
 - Modeling HDL Components for FPGAs in Control Applications
 - Prototyping SoC-based Motor Controllers with MATLAB and Simulink
 - Radio Deployment on SoC Platforms
- Video Series: <u>Vision Processing for FPGA (5 Videos)</u>
- Upcoming webinar on Microsemi Integration with MATLAB Tools
- <u>Custom Reference Design</u>





Accelerating the pace of engineering and science

Speaker Details Email: <u>Hitu.Sharma@mathworks.in</u> <u>Vinod.Thomas@mathworks.in</u>

Contact MathWorks India

Products/Training Enquiry Booth Call: 080-6632-6000

Email: info@mathworks.in

Your feedback is valued.

Please complete the feedback form provided to you.



SIL MOdel

Intel SoC support Training Dates