# DIGITAL ELECTRONICS 

## F.Y.B.Sc.I.T

## SEM-I



DIGITAL ELECTRONICS WORKSHOP

| b. | Design and implement a 2-bit comparator. |
| :--- | :--- |
|  |  |
| 7. | Implement Encode and Decoder and Multiplexer and Demultiplexers. |
| a. | Design and implement 8:3 encoder. |
| b. | Design and implement 3:8 decoder. |
| c. | Design and implement 4:1 multiplexer. Study of IC 74153, 74157 |
| d. | Design and implement 1:4 demultiplexer. Study of IC 74139 |
| e. | Implement the given expression using IC 74151 8:1 multiplexer. |
| f. | Implement the given expression using IC 74138 3:8 decoder. |
|  |  |
| $\mathbf{8 .}$ | Study of flip-flops and counters. |
| a. | Study of IC 7473. |
| b. | Study of IC 7474. |
| c. | Study of IC 7476. |
| d. | Conversion of Flip-flops. |
| e. | Design of 3-bit synchronous counter using 7473 and required gates. |
| f. | Design of 3-bit ripple counter using IC 7473. |
|  |  |
| 9. | Study of counter ICs and designing Mod-N counters. |
| a. | Study of IC 7490, 7492, 7493 and designing mod-n counters using these. |
| b. | Designing mod-n counters using IC 7473 and 7400 (NAND gates) |
|  |  |
| $\mathbf{1 0 .}$ | Design of shift registers and shift register counters. |
| a. | Design serial - in serial - out, serial - in parallel - out, parallel - in serial - out, parallel - <br> in parallel - out and bidirectional shift registers using IC 7474. |
| b. | Study of ID 7495. |
| c. | Implementation of digits using seven segment displays. |


| Books and References: | Author/s | Publisher | Edition | Year |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Sr. No. | Title | N. G. Palan | Technova |  |  |
| 1. | Digital Electronics and <br> Logic Design | Digital Principles and <br> Applications | Malvino and <br> Leach | Tata McGraw <br> Hill |  |
| 2. |  |  |  |  |  |

## PRACTICAL-1

## Study of Logic gates and their ICs and universal gates: <br> 1.Study of AND, OR, NOT, XOR, XNOR, NAND and NOR gates <br> 2.IC 7400, 7402, 7404, 7408, 7432, 7486, 74266 <br> 3.Implement AND, OR, NOT, XOR, XNOR using NAND gates. <br> 4.Implement AND, OR, NOT, XOR, XNOR using NOR gates.

AND GATE:

## SYMBOL:



TRUTH TABLE

| $A$ | $B$ | $A . B$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

## OR GATE:

SYMBOL:


TRUTH TABLE

| $A$ | $B$ | $A+B$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |



## NOT GATE:

## SYMBOL:



TRUTH TABLE :

| A | $\overline{\mathrm{A}}$ |
| :---: | :---: |
| 0 | 1 |
| 1 | 0 |

X-OR GATE :
SYMBOL:


PIN DIAGRAM :


TRUTH TABLE :

| $\mathbf{A}$ | $\mathbf{B}$ | $\overline{\mathbf{A}} \mathbf{B}+\mathbf{A} \overline{\mathbf{B}}$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



## 2-INPUT NAND GATE:

## SYMBOL:



TRUTH TABLE

| $A$ | $B$ | $\overline{A \cdot B}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

## PIN DIAGRAM:




## NOR GATE:

## DIGITAL ELECTRONICS WORKSHOP

## SYMBOL:



## TRUTH TABLE

| $A$ | $B$ | $\overline{A+B}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

PIN DIAGRAM:


DIGITAL ELECTRONICS WORKSHOP

## IC 74266


2-input "Ex-OR" gate plus a "NOT" gate

| Symbol | Truth Table |  |  |
| :---: | :---: | :---: | :---: |
|  | B | A | Q |
|  | 0 | 0 | 1 |
|  | 0 | 1 | 0 |
|  | 1 | 0 | 0 |
|  | 1 | 1 | 1 |
| Boolean Expression Q $=\overline{\mathrm{A} \text { 网 } \mathrm{B}}$ | Read if A AND B the SAME gives Q |  |  |

Vcc


74266 Quad 2-input Ex-NOR Gate

DIGITAL ELECTRONICS WORKSHOP


XOR gate from NAND gates:


XOR gate from NOR gates:


## PRACTICAL-2 <br> Implement the given Boolean expressions using minimum number of gates

1. Verifying De Morgan's laws.
2. Implement other given expressions using minimum number of gates. (any expression from Chapter 3, Reference 1)
3. Implement other given expressions using minimum number of ICs. (any expression from Chapter 3, Reference 1)

## DIGITAL ELECTRONICS WORKSHOP

De Morgan has suggested two theorems which are extremely useful in Boolean Algebra. The two theorems are discussed below.

Theorem 1

$$
\begin{aligned}
& \overline{\mathrm{A} \cdot \mathrm{~B}}=\overline{\mathrm{A}}+\overline{\mathrm{B}} \\
& \mathrm{NAND}=\text { Bubbled } \mathrm{OR}
\end{aligned}
$$

- The left hand side $L H S$ of this theorem represents a NAND gate with inputs A and B, whereas the right hand side $R H S$ of the theorem represents an OR gate with inverted inputs.
- This OR gate is called as Bubbled OR.



Bubbled OR

| $A$ | $B$ | $\overline{\mathrm{AB}}$ | $\overline{\mathrm{A}}$ | $\overline{\mathrm{B}}$ | $\overline{\mathrm{A}}+\overline{\mathrm{B}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 |

## DIGITAL ELECTRONICS WORKSHOP

## Theorem 2

$$
\begin{aligned}
& \overline{\mathrm{A}+\mathrm{B}}=\overline{\mathrm{A}} \cdot \overline{\mathrm{~B}} \\
& \text { NOR }=\text { Bubbled AND }
\end{aligned}
$$

The LHS of this theorem represents a NOR gate with inputs A and B, whereas the RHS represents an AND gate with inverted inputs.
This AND gate is called as Bubbled AND.

NOR 三 Bubbled AND


Bubbled AND

| $A$ | $B$ | $\overline{A+B}$ | $\bar{A}$ | $\bar{B}$ | $\bar{A} \cdot \bar{B}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 |

# PRACTICAL-3 <br> Implement combinational circuits 

Design and implement combinational circuit based on the problem given and minimizing using K-maps.
(any question from Chapter 5, Reference 1)

## PRACTICAL-4

## Implement code converters

## 1. Design and implement Binary - to - Gray code converter <br> 2. Design and implement Gray - to - Binary code converter

3. Design and implement Binary - to - BCD code converter
4. Design and implement Binary - to - XS- 3 code converter

DIGITAL ELECTRONICS WORKSHOP

## LOGIC DIAGRAM:

BINARY TO GRAY CODE CONVERTOR


K-Map for $\mathbf{G}_{3}$ :


$$
\mathbf{G}_{3}=\mathbf{B}_{3}
$$

K-Map for $\mathbf{G}_{\mathbf{1}}$ :

$\mathrm{G} 1=\mathrm{B} 1 \oplus \mathrm{~B} 2$

K-Map for $\mathbf{G}_{\mathbf{2}}$ :

$\mathrm{G} 2=\mathrm{B} 3 \oplus \mathrm{~B} 2$
K-Map for $\mathbf{G}_{\mathbf{0}}$ :

$\mathrm{G} 0=\mathrm{B} 1 \oplus \mathrm{~B} 0$

TRUTH TABLE:

| Binary input |  |  |  | Gray code output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B3 | B2 | B1 | B0 | G3 | G2 | G1 | G0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |

## LOGIC DIAGRAM:

GRAY CODE TO BINARY CONVERTOR


TRUTH TABLE:
| Gray Code | Binary Code |

| G3 | G2 | G1 | G0 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

DIGITAL ELECTRONICS WORKSHOP

K-Map for $\mathbf{B}_{3}$ :

|  | 00 |  | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 |
| 01 | 0 | 0 | 0 | 0 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 1 | 1 | 1 | 1 |

B3 = G3

K-Map for $\mathbf{B}_{1}$ :


K-Map for $\mathbf{B}_{\mathbf{2}}$ :

$\mathrm{B} 2=\mathrm{G} 3 \oplus \mathrm{G} 2$

K-Map for $\mathbf{B}_{\mathbf{0}}$ :
G3G2 G1G0

00 | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: |
| 01 | 0 | $(1)$ | 0 |
| $(1)$ | 0 | $(1)$ | 0 |
| 11 | 0 | $(1)$ | 0 |
| 10 | 0 | $(1)$ | 0 |

$\mathrm{B} 0=\mathrm{G} 3 \oplus \mathrm{G} 2 \oplus \mathrm{G} 1 \oplus \mathrm{G} 0$

## PIN DIAGRAM FOR IC 7483:

| 1 | - A4 |  | B4 |  |
| :---: | :---: | :---: | :---: | :---: |
| 2 | - S3 | I | S4 |  |
| 3 | - A3 | C | C4 |  |
| 4 | - B3 | 7 | C1 |  |
| 5 | - VCC | 4 | GND |  |
| 6 | - S2 | 8 | B1 |  |
| 7 | - B2 | 3 | A1 |  |
| 8 | - A2 |  | S1 | - |

## PRACTICAL-5

## Implement Adder and Subtractor Arithmetic circuits

1. Design and implement half adder and Full adder.
2. Design and implement BCD adder.
3. Design and implement XS - 3 adder.
4. Design and implement binary subtractor.
5. Design and implement BCD subtractor.
6. Design and implement $\mathrm{XS}-3$ subtractor.

DIGITAL ELECTRONICS WORKSHOP

## LOGIC DIAGRAM:

## HALF ADDER



TRUTH TABLE:

| A | B | CARRY | SUM |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 |  |  |
| 0 | $\mathbf{0}$ | $\mathbf{0}$ |  |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |

K-Map for SUM:
K-Map for CARRY:

$\mathbf{S U M}=\mathbf{A}^{\prime} \mathbf{B}+\mathbf{A B}{ }^{\prime}$

$\mathbf{C A R R Y}=\mathbf{A B}$

DIGITAL ELECTRONICS WORKSHOP

## LOGIC DIAGRAM:

FULL ADDER USING TWO HALF ADDER


## TRUTH TABLE:

| A | B | C | CARRY | SUM |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

K-Map for SUM:

$\mathbf{S U M}=\mathbf{A}^{\prime} \mathbf{B}^{\prime} \mathbf{C}+\mathbf{A}^{\prime} \mathbf{B C}^{\prime}+\mathbf{A B C} \mathbf{C}^{\prime}+\mathbf{A B C}$

K-Map for CARRY:

$\mathbf{C A R R Y}=\mathrm{AB}+\mathbf{B C}+\mathbf{A C}$

DIGITAL ELECTRONICS WORKSHOP

## LOGIC DIAGRAM:

## HALF SUBTRACTOR



TRUTH TABLE:

| A | B | BORROW | DIFFERENCE |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | 0 |  |
| 0 | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| 1 | 0 | 0 | $\mathbf{1}$ |
| 1 | 1 | 0 | $\mathbf{1}$ |

K-Map for DIFFERENCE:


DIFFERENCE $=\mathbf{A}^{\prime} \mathbf{B}+\mathbf{A B} \mathbf{B}^{\prime}$

K-Map for BORROW:

$\mathbf{B O R R O W}=\mathbf{A}^{\prime} \mathbf{B}$

DIGITAL ELECTRONICS WORKSHOP

## FULL SUBTRACTOR



FULL SUBTRACTOR USING TWO HALF SUBTRACTOR:


DIGITAL ELECTRONICS WORKSHOP
TRUTH TABLE:

| A | B | C | BORROW | DIFFERENCE |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

K-Map for Difference:


K-Map for Borrow:


Difference $=A^{\prime} \mathbf{B}^{\prime} \mathbf{C}+A^{\prime} \mathbf{B C}^{\prime}+\mathrm{AB}^{\prime} \mathbf{C}^{\prime}+\mathrm{ABC}$

## DIGITAL ELECTRONICS WORKSHOP

## LOGIC DIAGRAM:

## 4-BIT BINARY ADDER



## LOGIC DIAGRAM:

## 4-BIT BINARY SUBTRACTOR



## LOGIC DIAGRAM:

## 4-BIT BINARY ADDER/SUBTRACTOR


$\mathrm{M}=\mathbf{0}$ [ADDITION]
M=1 [SUBTRACTION]

| Input Data A |  |  |  | Input Data B |  |  |  | Addition |  |  |  |  | Subtraction |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A4 | A3 | A2 | A1 | B4 | B3 | B2 | B1 | C | S4 | S3 | S2 | S1 | B | D4 | D3 | D2 | D1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

DIGITAL ELECTRONICS WORKSHOP

## LOGIC DIAGRAM:

## BCD ADDER



DIGITAL ELECTRONICS WORKSHOP
TRUTH TABLE:

K MAP


TRUTH TABLE:

| BCD SUM |  |  |  | CARRY |
| :---: | :---: | :---: | :---: | :---: |
| S4 | S3 | S2 | S1 | $\mathbf{C}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |

## PRACTICAL-6

## Implement Arithmetic circuits

1. Design and implement a 2 -bit by 2 -bit multiplier.
2. Design and implement a 2-bit comparator
Design and implement a 2-bit by 2-bit multiplier

A1 A0
x
BI B0


|  | $A_{1}$ | $A_{0}$ |
| ---: | :---: | ---: |
| $X$ | $B_{1}$ | $\mathbf{B}_{0}$ |
| $\mathbf{B}_{1} \mathbf{A}_{1}$ | $\mathbf{B}_{1} \mathbf{A}_{0}$ | $\mathbf{x}$ |

## DIGITAL ELECTRONICS WORKSHOP

we get the partial products as:

```
P0}=A0* B
P1 = A0*B1 xor Al * B0 ; carry generated here goes to next stage
P2 = A1*B1 xor (A0*B1) * (A1*B0)
P3 = A1*B1 and (A0*B1) * (A1*B0)
```



block diagram and truth table

| $\frac{A 2}{0}$ | A1 | B2 | B1 | P8 | P4 | P2 | P1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  | 0 | 1 | 0 | 0 | 0 | 0 |
|  |  | 1 | 0 | 0 | 0 | 0 | 0 |
|  |  | 1 | 1 | 0 | 0 | 0 | 0 |
| $\overline{0}$ | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  | 0 | 1 | 0 | 0 | 0 | 1 |
|  |  | 1 | 0 | 0 | 0 | 1 | 0 |
|  |  | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  | 0 | 1 | 0 | 0 | 1 | 0 |
|  |  | 1 | 0 | 0 | 1 | 0 | 0 |
|  |  | 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  | 0 | 1 | 0 | 0 | 1 | 1 |
|  |  | 1 | 0 | 0 | 1 | 1 | 0 |
|  |  | 1 | 1 | 1 | 0 | 0 | 1 |

4-variable K-map for each of the 4 output functions

DIGITAL ELECTRONICS WORKSHOP
LOGIC DIAGRAM:

## 2 BIT MAGNITUDE COMPARATOR



K MAP



## TRUTH TABLE

| $\mathbf{A 1}$ | $\mathbf{A 0}$ | $\mathbf{B 1}$ | $\mathbf{B 0}$ | $\mathbf{A}>\mathbf{B}$ | $\mathbf{A}=\mathbf{B}$ | $\mathbf{A}<\mathbf{B}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |

## PRACTICAL-7

## Implement Encode and Decoder and Multiplexer and De-multiplexers

1. Design and implement $8: 3$ encoder.
2. Design and implement $3: 8$ decoder.
3. Design and implement 4:1 multiplexer. Study of IC 74153, 74157
4. Design and implement 1:4 demultiplexer. Study of IC 74139
5. Implement the given expression using IC 74151 8:1 multiplexer
6. Implement the given expression using IC 74138 3:8 decoder

| IC No. | Description | Output |
| :---: | :---: | :---: |
| 74139 | Dual 1:4 Demultiplexer (2-line-to-4-line decoder) | Inverted input |
| 74155 | Dual 1:4 Demultiplexer (2-line-to-4-line decoder) | $1 Y$ - Inverted input <br> $2 Y$ - Same as input |
| 74156 | -do- | Open-collector <br> $1 Y$-Inverted input <br> $2 Y$-Same as input |
| 74138 | 1:8 Demultiplexer (3-line-to-8-line decoder) | Inverted input |
| 74154 | 1:16 Demultiplexer <br> (4-line-to-16-line decoder) | Same as input |
| 74159 | -do- | Same as input Open-collector |

## Design and implement 8:3 encoder

8-to-3 Bit Priority Encoder


| Inputs |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{2}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ | $Q_{2}$ |  | $Q_{1}$ | $Q_{0}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | $x$ | 0 | 0 | 1 |  |
| 0 | 0 | 0 | 0 | 0 | 1 | $x$ | $x$ | 0 | 1 | 0 |  |
| 0 | 0 | 0 | 0 | 1 | $x$ | $x$ | $x$ | 0 | 1 | 1 |  |
| 0 | 0 | 0 | 1 | $x$ | $x$ | $x$ | $x$ | 1 | 0 | 0 |  |
| 0 | 0 | 1 | $x$ | $x$ | $x$ | $x$ | $x$ | 1 | 0 | 1 |  |
| 0 | 1 | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | 1 | 1 | 0 |  |
| 1 | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | 1 | 1 | 1 |  |


| Digital Inputs |  |  |  |  |  |  |  | Binary Output |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | $\mathrm{Q}_{2}$ | $\mathrm{Q}_{1}$ | $\mathrm{Q}_{0}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | X | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | X | X | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | X | X | X | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | X | X | X | X | 1 | 0 | 0 |
| 0 | 1 | X | X | X | X | X | X | 1 | 1 | 0 |
| 1 | X | X | X | X | X | X | X | 1 | 1 | 1 |

Digital


|  |  |  |  |  |  |  |  |  | Binary Output |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{6}$ | $\mathbf{Q}_{2}$ | $\mathrm{Q}_{1}$ | $\mathrm{Q}_{0}$ |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | x | 0 | 0 | 1 |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 1 | x | x | 0 | 1 | 0 |  |  |  |
| 0 | 0 | 0 | 0 | 1 | x | x | x | 0 | 1 | 1 |  |  |  |
| 0 | 0 | 0 | 1 | x | x | x | x | 1 | 0 | 0 |  |  |  |
| 0 | 0 | 1 | x | x | x | x | x | 1 | 0 | 1 |  |  |  |
| 0 | $\mathbf{1}$ | x | x | x | x | x | x | 1 | 1 | 0 |  |  |  |
| $\mathbf{1}$ | x | x | x | x | x | x | x | 1 | 1 | 1 |  |  |  |

## Design and implement 3:8 decoder




## DIGITAL ELECTRONICS WORKSHOP

3 to 8 decoder using 2 to 4 decoders:


3 to 8 decoder using gates:


## Design and implement 4:1 multiplexer. <br> Study of IC 74153



| $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{B}$ | $\mathbf{A}$ | $\mathbf{Q}$ | $\mathbf{D}_{\mathbf{i}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | $1 \mathrm{D}_{0}$ |
| 0 | 0 | 0 | 1 | 0 | $1 \mathrm{D}_{1}$ |
| 0 | 0 | 1 | 0 | 1 | $1 \mathrm{D}_{2}$ |
| 0 | 0 | 1 | 1 | 0 | $1 \mathrm{D}_{3}$ |
| 0 | 1 | 0 | 0 | 0 | $1 \mathrm{D}_{0}$ |
| 0 | 1 | 0 | 1 | 0 | $1 \mathrm{D}_{1}$ |
| 0 | 1 | 1 | 0 | 1 | $1 \mathrm{D}_{2}$ |
| 0 | 1 | 1 | 1 | 1 | $1 \mathrm{D}_{3}$ |
| 1 | 0 | 0 | 0 | 0 | $2 \mathrm{D}_{0}$ |
| 1 | 0 | 0 | 1 | 0 | $2 \mathrm{D}_{1}$ |
| 1 | 0 | 1 | 0 | 0 | $2 \mathrm{D}_{2}$ |
| 1 | 0 | 1 | 1 | 1 | $2 \mathrm{D}_{3}$ |
| 1 | 1 | 0 | 0 | 0 | $2 \mathrm{D}_{0}$ |
| 1 | 1 | 0 | 1 | 1 | $2 \mathrm{D}_{1}$ |
| 1 | 1 | 1 | 0 | 1 | $2 \mathrm{D}_{2}$ |
| 1 | 1 | 1 | 1 | 0 | $2 \mathrm{D}_{3}$ |

## Design and implement 4:1 multiplexer.

Study of IC 74157


| Select Data Inputs |  | Output |
| :---: | :---: | :---: |
| $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ | Y |
| 0 | 0 | $\mathrm{D}_{0}$ |
| 0 | 1 | $\mathrm{D}_{1}$ |
| 1 | 0 | $\mathrm{D}_{2}$ |
| 1 | 1 | $\mathrm{D}_{3}$ |



DIGITAL ELECTRONICS WORKSHOP

## BLOCK DIAGRAM FOR 4:1 MULTIPLEXER:



## FUNCTION TABLE:

| S1 | S0 | INPUTS Y |
| :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | D0 $\rightarrow$ D0 S1' S0' |
| $\mathbf{0}$ | $\mathbf{1}$ | D1 $\rightarrow$ D1 S1' S0 |
| 1 | $\mathbf{0}$ | D2 $\rightarrow$ D2 S1 S0 |
| $\mathbf{1}$ | $\mathbf{1}$ | D3 $\rightarrow$ D3 S1 S0 |

## CIRCUIT DIAGRAM FOR MULTIPLEXER:



TRUTH TABLE:

| S1 | S0 | Y = OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | D0 |
| $\mathbf{0}$ | $\mathbf{1}$ | D1 |
| $\mathbf{1}$ | $\mathbf{0}$ | D2 |
| $\mathbf{1}$ | $\mathbf{1}$ | D3 |

DIGITAL ELECTRONICS WORKSHOP

## BLOCK DIAGRAM FOR 1:4 DEMULTIPLEXER:



FUNCTION TABLE:

| $\mathbf{S 1}$ | $\mathbf{S 0}$ | INPUT |
| :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X} \rightarrow \mathbf{D 0}=\mathbf{X ~ S 1 ' ~ S 0 '}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{X} \rightarrow \mathbf{D 1}=\mathbf{X} \mathbf{S 1}^{\prime} \mathbf{S 0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{X} \rightarrow \mathbf{D 2}=\mathbf{X ~ S 1 ~ S 0 '}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{X} \rightarrow \mathbf{D 3}=\mathbf{X ~ S 1 ~ S 0 ~}$ |

$$
\mathbf{Y}=\mathbf{X ~ S} 1^{\prime} \mathbf{S} 0^{\prime}+\mathbf{X} \text { S1' } \mathbf{S} 0+\mathbf{X} \mathbf{S 1} \mathbf{S} 0^{\prime}+\mathbf{X} \mathbf{S} 1 \mathbf{S} 0
$$

TRUTH TABLE:

| INPUT |  |  | OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | S0 | I/P | D0 | D1 | D2 | D3 |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |

## DIGITAL ELECTRONICS WORKSHOP

## LOGIC DIAGRAM FOR DEMULTIPLEXER:



TRUTH TABLE:

| INPUT |  |  | OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | S0 | I/P | D0 | D1 | D2 | D3 |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |

## DIGITAL ELECTRONICS WORKSHOP

## PIN DIAGRAM FOR IC 74150:



## PIN DIAGRAM FOR IC 74154:

DIGITAL ELECTRONICS WORKSHOP

PIN DIAGRAM FOR IC 7445:
BCD TO DECIMAL DECODER:


PIN DIAGRAM FOR IC 74147:


DIGITAL ELECTRONICS WORKSHOP

LOGIC DIAGRAM FOR ENCODER:


TRUTH TABLE:

| INPUT |  |  |  |  |  |  |  | OUTPUT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Y1 | Y2 | Y3 | Y4 | Y5 | Y6 | Y7 | $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ |  |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |  |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |  |

DIGITAL ELECTRONICS WORKSHOP

## LOGIC DIAGRAM FOR DECODER:



TRUTH TABLE:

| INPUT |  |  | OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{E}$ | $\mathbf{A}$ | $\mathbf{B}$ | D0 | D1 | D2 | D3 |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |

## Implement the given expression using IC 74151 8:1 multiplexer



PIN NAMES
$S_{0}-S_{2} \quad$ Select inputs
E Enable (Active LOW) inputs
$I_{0}-I_{7} \quad$ Multiplexer inputs
$Z \quad$ Multiplexer outputs (note $b$ )
$\bar{z} \quad$ Complementary multiplexer output

| $\left\{\begin{array}{c} \text { D0 } \\ \text { D1 } \\ \text { D3 } \\ \text { D4 } \\ \\ \\ \text { D7 } \\ \text { E } \\ (\text { Enable } \\ i / p) \end{array}\right.$ | $\begin{gathered} 8: 1 \\ \text { MUX } \end{gathered}$ | (Output) | $\begin{gathered} \text { Enable } \\ \hline \mathrm{E} \end{gathered}$ | Select Inputs |  |  | Output <br> Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | S2 | S1 | S0 |  |
|  |  |  | 0 | $\times$ | $\times$ | $\times$ | 0 |
|  |  |  | 1 | 0 | 0 | 0 | D0 |
|  |  |  | 1 | 0 | 0 | 1 | D1 |
|  |  |  | 1 | 0 | 1 | 0 | D2 |
|  |  |  | 1 | 0 | 1 | 1 | D3 |
|  |  |  | 1 | 0 | 0 | 0 | D4 |
|  |  |  | 1 | 0 | 0 | 1 | D5 |
|  |  |  | 1 | 0 | 1 | 0 | D6 |
|  |  |  | 1 | 0 | 1 | 1 | D7 |

S2 \$1 S0
Select Inputs

(b)

## Implement the given expression using IC 74138 3:8 decoder




## PRACTICAL-8 Study of flip-flops and counters

1. Study of IC 7473.
2. Study of IC 7474.
3. Study of IC 7476.
4. Conversion of Flip-flops.
5. Design of 3-bit synchronous counter using 7473 and required gates.
6. Design of 3-bit ripple counter using IC 7473.

## DIGITAL ELECTRONICS WORKSHOP

## Study of IC 7473

Each 7473 has two master-slave J K flip-flips. Half portion of IC, above VCC and ground constitutes the first flip-flop and the half portion below VCC and Ground constitutes the second master-slave flip-flop.


TRUTH TABLE

| CLR | CLK | J | K | Q | $\bar{Q}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | $X$ | $X$ | $X$ | L | $H$ |
| $H$ | $Z$ | L | H | L | $H$ |
| $H$ | $Z$ | H | L | H | L |
| H | l | L | L | Retains previous state |  |
| H | Z | H | H | Toggle |  |

## Study of IC 7473

7473 Dual JK Flip-Flop with Clear
Two JK Flip-Flops with Clear


> 7473
> Duol $\mathrm{J}-\mathrm{K} \mathrm{M} / \mathrm{S}$ Flip-Flop with Clear

| Pin Number | Description |
| :---: | :---: |
| 1 | Clock 1 |
| 2 | Clear 1 |
| 3 | K1 Input |
| 4 | Vcc - Positive Supply |
| 5 | Clock 2 |
| 6 | Clear 2 |
| 7 | J2 Input |
| 8 | Complement Q2 Output |
| 9 | K2 Input |
| 10 | Ground |
| 11 | Q1 Output |
| 12 | Complement Q1 Output |
| 13 | J1 Input |
| 14 |  |

## Study of IC 7474.

IC DM74S74N is the Dual D-type Flip-flop IC, in which there are two D-type Flip-flops, which can be either used individually or as a master-slave toggle combination Pins for first D flip-flop are the left side and for second flip flop are at right side. Also there are PRE and CLR pins for both the D-type Flip-flops which are active-low pins. These pin used to SET or RESET the D-type Flip-flop respectively, regardless of INPUT D and Clock. We have connected both to Vcc to make them inactive.



## 7474 Dual D-Type Flip-Flop (Two D-Type Flip-Flops with Preset and Clear)



> 7474
> Dual D Flip-Flop with Preset and Clear

| Pin Number | Description |
| :---: | :---: |
| 1 | Clear 1 Input |
| 2 | D1 Input |
| 3 | Clock 1 Input |
| 4 | Preset 1 Input |
| 5 | Q1 Output |
| 6 | Complement Q1 Output |
| 7 | Ground |
| 8 | Complement Q2 Output |
| 9 | Preset 2 Input |
| 10 | Clock 2 Input |
| 12 | D2 Input |
| 13 | Clear 2 Input |
| 14 | Positive Supply |

## Study of IC 7476

## 7476 Dual JK Flip-Flop with Preset and Clear

Two JK Type Master/Slave Flip-Flops with Preset and Clear


| Pin Number | Description |
| :---: | :---: |
| 1 | Clock 1 Input |
| 2 | Preset 1 Input |
| 3 | Clear 1 Input |
| 4 | J1 Input |
| 5 | Vcc - Positive Supply |
| 6 | Clock 2 Input |
| 7 | Preset 2 Input |
| 8 | Clear 2 Input |
| 10 | J2 Input |
| 11 | Complement Q2 Output |
| 12 | Ground Input |
| 13 | Complement Q1 Output |
| 14 | Q1 Output |
| 15 | K1 Input |
| 16 |  |
| 15 |  |

## DIGITAL ELECTRONICS WORKSHOP

## Aim

To design and verify the truth table for 3-bit synchronous up/down counter.

## Hardware Requirement

Equipment : Equipment : Bread Board, Power Supply, Resistors, LEDs or Digital IC
Trainer Kit
Discrete Components :
IC 7473 Dual JK Flip
Flop 74LS08 Quad 2
input AND gate
74LS32Quad 2 input OR
gate 74LS04 Hex 1 input
NOT gate

## Theory

Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The number of flip flops used and how they are connected determine the number of states and the sequence of the states that the counter goes through in each complete cycle.

Counters can be classified into two broad categories according to the way they are clocked:
a. Asynchronous (Ripple) Counters - the first flip-flop is clocked by the external clock pulse, and then each successive flip -flop is clocked by the Q or Q ' output of the previous flip -flop.
b. Synchronous Counters - all memory elements are simultaneously triggered by the same clock.

## Synchronous Counters

In synchronous counters, the clock inputs of all the flip-flops are connected together and are triggered by the input pulses. Thus, all the flip-flops change state simultaneously (in parallel). The circuit below is a 3-bit synchronous counter. The J and K inputs of FF0 are connected to HIGH. FF1 has its J and K inputs connected to the output of FF0, and the J and K inputs of FF2 are connected to the output of an AND gate that is fed by the outputs of FF0 and FF1. After the 3rd clock pulse both outputs of FF0 and FF1 are HIGH. The positive edge of the 4th clock pulse will cause FF2 to change its state due to the AND gate.

## DIGITAL ELECTRONICS WORKSHOP



Figure 8.1 Logic diagram of 3-bit Synchronous counter


Figure: Timing Diagram of 3-bit Counter
The most important advantage of synchronous counters is that there is no cumulative time delay because all flip -flops are triggered in parallel. Thus, the maximum operating frequency for this counter will be significantly higher than for the corresponding ripple counter.

## Lab Procedure

1. Construct the logic circuit as shown in figure.
2. Use the up/(down)' input to choose up counter or down counter.
3. Verify the count sequence as given in figure.


## DIGITAL ELECTRONICS WORKSHOP



## PreLab questions

1. How does synchronous counter differ from asynchronous counter?
2. A 4-bit up/down binary counter is in the DOWN mode and in the 1010 state. On the next clock pulse, to what state does the counter go?
3. How many flip-flops do you require to design Mod-7 counter.
4. Give the Transition table and excitation table of JK Flip flop.

## Result

Thus the 3-bit synchronous up/down counter is designed and verified.

## PostLab questions

1. Draw the state Diagram, state table and Timing Diagram of a 2-bit synchronous counter.
2. Deign a 3-bit Up/Down Gray Code Counter using D Flip-flop
3. Design a 11011 sequence detector using JK flip-flops. Allow overlap.
4. What is decade Counter?

## Aim

To design and verify the timing diagram of 3 bit Ripple Counter

## Apparatus Required

a. Equipment : Bread Board, Power Supply, Resistors, LEDs or Digital IC Trainer Kit
b. Discrete Components - IC7473 Dual JK Flip-flop

## Theory

Asynchronous Counter is sequential circuit that is used to count the number of clock input signal. The output of one flip flop is given as a clock input to another flip-flop,

## DIGITAL ELECTRONICS WORKSHOP

so it is called as Serial Counter.
A ripple counter is an asynchronous counter where only the first flip-flop is clocked by an external clock. All subsequent flip-flops are clocked by the output of the preceding flip-flop. Asynchronous counters are also called ripple-counters because of the way the clock pulse ripples it way through the flip-flops.

The MOD of the ripple counter or asynchronous counter is $2^{\mathrm{n}}$ if n flip-flops are used. A three-bit asynchronous counter is shown on the below figure. The external clock is connected to the clock input of the first flip-flop (FF0) only. So, FF0 changes state at the falling edge of each clock pulse, but FF1 changes only when triggered by the falling edge of the Q output of FF0 similarly FF2 changes only when triggered by the falling edge of the Q output of FF1. Because of the inherent propagation delay through a flip-flop, the transition of the input clock pulse and a transition of the Q output of FF0 can never occur at exactly the same time. Therefore, the flip-flops cannot be triggered simultaneously, producing an asynchronous operation.

Usually, all the CLEAR inputs are connected together, so that a single pulse can clear all the flip-flops before counting starts. The clock pulse fed into FF0 is rippled through the other counters after propagation delays, like a ripple on water, hence the name Ripple Counter.

## Logic Diagram with Timing Diagram:



Truth table:

| $F F 2$ | $F F 1$ | $F F 0$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |
| 1 | 1 | 1 |

## Prelab questions

1. What do you mean by Glitch?
2. How many flip-flops are required to produce a divide-by- 64 device?
3. Why Asynchronous counter is called as Ripple Counter?
4. What do you mean by synchronous reset and asynchronous reset?
5. What is the use of Preset input?
6. What is use of Ring and Johnson's Counter?

## Lab Procedure

1. Construct the logic circuit as shown in Figure
2. Verify the count sequence as given in figure

## Result:

Thus the timing diagram and state diagram of 3 bit asynchronous Ripple counter was verified.

## Postlab questions

1. Draw the logic diagram of Mod 12 Asynchronous Counter and its timing diagram.
2. Design a 4-bit frequency divider.
3. Design a sequential circuit that is used to generate the timing signals with a combination of Shift register and a decoder.
4. What is state table?

## PRACTICAL-9

## Study of counter ICs and designing Mod-N counters

1. Study of IC 7490, 7492, 7493 and designing mod-n counters using these.
2. Designing mod-n counters using IC 7473 and 7400 (NAND gates)

Available asynchronous counter ICs

| IC No. | Description | Features | Group |
| :--- | :--- | :--- | :---: |
| 7490,74290 | BCD counter | Set, reset | A |
| 7492 | Divide-by-12 counter | Reset | B |
| 7493,74293 | 4-bit binary counter | Reset | B |
| 74176,74196 | Presettable BCD counter | Reset, load | C |
| 74177,74197 | Presettable 4-bit binary counter | Reset, load | C |
| 74390 | Dual decade counters | Reset | B |
| 74393 | Dual 4-bit binary counters | Reset | B |
| 74490 | Dual BCD counters | Set, reset | A |

### 9.1 Aim

The purpose of this experiment is to introduce the design of Mod-N Counter and to implement it using suitable Flip-flops.

### 9.2 Hardware Requirement

Equipment
: Bread Board, Power Supply, Resistors, LEDs or Digital IC Trainer Kit
Discrete Components : IC 7473 Dual JK Flip Flop
IC 7400 NAND Gate

### 9.3 Theory:

Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The number of flip flops used and how they are connected determine the number of states and the sequence of the states that the counter goes through in each complete cycle.
Counters can be classified into two broad categories according to the way they are clocked:

1. Asynchronous (Ripple) Counters - the first flip-flop is clocked by the external clock pulse, and then each successive flip -flop is clocked by the Q or Q ' output of the previous flip -flop.
2. Synchronous Counters - all memory elements are simultaneously triggered by the same clock.
$A \bmod \mathrm{~N}$ counter is a counter that has N states. Its output frequency is $\mathrm{f} / \mathrm{N}$. A counter which is reset at the fifth clock pulse is called Mod 5 counter or Divide by 5 counter. The circuit diagram of Mod 5 counter is shown in the figure. This counter contains three JKMS flip-flop.

## DIGITAL ELECTRONICS WORKSHOP

Mod 5 Asynchronous Counter:-


A 3 bit binary counter is normally counting from 000 to 111 . The actual output of a 3 bit binary counter at the fifth clock pulse is 101. A two input NAND gate is used to make a Mod 5 counter.
The outputs of the first and third flip flops (QA and QC) are connected to the input of the give NAND gate, and its output is connected to the RESET terminal of the counter, Hence the counter is reset at the fifth clock pulse, which produces the output $\mathrm{QC}, \mathrm{QB}, \mathrm{QA}$ as 000 . It is called divide by 5 th counter or $\bmod 5$ counter.


### 9.4 Lab Procedure

1. Connections are made as per circuit diagram.
2. Clock pulses are applied one by one at the clock I/P and the $\mathrm{O} / \mathrm{P}$ is observed at QA, QB \& QC for IC 7476.
3. Truth table is verified.

### 9.5 Prelab questions

1. Which flipflop is suitable for counter? Why?
2. Draw the timing diagrams for mod 6 counter.

### 9.6 Result

Thus the Mod- 5 counter is designed and verified.

## DIGITAL ELECTRONICS WORKSHOP

### 9.7 PostLab questions

1 Draw the state Diagram, state table and Timing Diagram of a 2-bit synchronous counter.
2 Design a modulus seven synchronous counter that can count $0,3,5,7,9,11$, and 12 using D flip-flop.

## Study of IC 7490

- The 74LS90 is a simple counter, it can count from 0 to 9 cyclically in its natural mode.
- It counts the input pulses and the output is received as a 4 bit binary number through pins

$$
Q_{A}, Q_{B}, Q_{C} \text { and } Q_{D} .
$$




| Counter state | FLIP-FLOP outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $Q_{D}$ | $Q_{C}$ | $Q_{B}$ | $Q_{A}$ |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 |
| 9 | 1 | 0 | 0 | 1 |
| 10 | 0 | 0 | 0 | 0 |

## DIGITAL ELECTRONICS WORKSHOP



Circuit for Mod 7 Counter


Circuit for Mod 4 Counter

## Study of IC 7492



74LS92 (Divide by 12 Counter)

$\bigcirc=$ PIN NUMBERS
$V_{C C}=$ PIN 5
GND $=$ PIN 10

| Count | Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Q in $_{\text {A }}$ | Q $_{\text {B }}$ | Q $_{\text {C }}$ | $\mathrm{Q}_{\mathrm{B}}$ |
| 0 | L | L | L | L |
| 1 | H | L | L | L |
| 2 | L | H | L | L |
| 3 | H | H | L | L |
| 4 | L | L | H | L |
| 5 | H | L | H | L |
| 6 | L | L | L | H |
| 7 | H | L | L | H |
| 8 | L | H | L | H |
| 9 | H | H | L | H |
| 10 | L | L | H | H |
| 11 | H | L | H | H |

## Study of IC 7493

4-bit BINARY COUNTER


| Count | Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Q A $^{*}$ | Q $_{\text {B }}$ | Q C $^{\prime}$ | Q $_{\text {D }}$ |
| 0 | L | L | L | L |
| 1 | H | L | L | L |
| 2 | L | H | L | L |
| 3 | H | H | L | L |
| 4 | L | L | H | L |
| 5 | H | L | H | L |
| 6 | L | H | H | L |
| 7 | H | H | H | L |
| 8 | L | L | L | H |
| 9 | H | L | L | H |
| 10 | L | H | L | H |
| 11 | H | H | L | H |
| 12 | L | L | H | H |
| 13 | H | L | H | H |
| 14 | L | H | H | H |
| 15 | H | H | H | H |

## INPUT



## Order Number DM7493AN See NS Package Number N14A

## PRACTICAL-10

## Design of shift registers and shift register counters

1. Design serial - in serial - out, serial - in parallel out, parallel - in serial - out, parallel - in parallel out and bidirectional shift registers using IC 7474
2. Study of IC 7495 .
3. Implementation of digits using seven segment displays.

## The Shift Register

- The Shift Register is another type of sequential logic circuit that can be used for the storage or the transfer of data in the form of binary numbers.
- This sequential device loads the data present on its inputs and then moves or "shifts" it to its output once every clock cycle, hence the name "shift register".



## DIGITAL ELECTRONICS WORKSHOP

4-bit Universal Shift Register 74LS194


- Universal shift registers are very useful digital devices.
- They can be configured to respond to operations that require some form of temporary memory storage or for the delay of information such as the SISO or PIPO configuration modes or transfer data from one point to another in either a serial or parallel format.
- Universal shift registers are frequently used in arithmetic operations to shift data to the left or right for multiplication or division.


## PIN DIAGRAM:



DIGITAL ELECTRONICS WORKSHOP

## LOGIC DIAGRAM:

SERIAL IN SERIAL OUT:


TRUTH TABLE:

| CLK | Serial in | Serial out |
| :---: | :---: | :---: |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| 2 | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{3}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{4}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{5}$ | $\mathbf{X}$ | $\mathbf{0}$ |
| $\mathbf{6}$ | $\mathbf{X}$ | $\mathbf{0}$ |
| 7 | $\mathbf{X}$ | $\mathbf{1}$ |

4-bit Serial-in to Serial-out Shift Register


DIGITAL ELECTRONICS WORKSHOP

## LOGIC DIAGRAM:

SERIAL IN PARALLEL OUT:


TRUTH TABLE:

|  |  | OUTPUT $^{*}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{C L K}$ | $\mathbf{D A T A}$ | $\mathbf{Q}_{\mathbf{A}}$ | $\mathbf{Q}_{\mathbf{B}}$ | $\mathbf{Q}_{\mathbf{C}}$ | $\mathbf{Q}_{\mathbf{D}}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{2}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{3}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{4}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |

4-bit Serial-in to Parallel-out Shift Register


DIGITAL ELECTRONICS WORKSHOP

## LOGIC DIAGRAM:

## PARALLEL IN SERIAL OUT:



TRUTH TABLE:

| CLK | Q3 | Q2 | Q1 | Q0 | O/P |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{2}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{3}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |

4-bit Parallel-in to Serial-out Shift Register


DIGITAL ELECTRONICS WORKSHOP

## LOGIC DIAGRAM:

PARALLEL IN PARALLEL OUT:


TRUTH TABLE:

| $\mathbf{C L K}_{\mathbf{4}}$ | DATA INPUT |  |  |  | OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{D}_{\mathbf{A}}$ | $\mathbf{D}_{\mathbf{B}}$ | $\mathbf{D}_{\mathbf{C}}$ | $\mathbf{D}_{\mathbf{D}}$ | $\mathbf{Q}_{\mathbf{A}}$ | $\mathbf{Q}_{\mathbf{B}}$ | $\mathbf{Q}_{\mathbf{C}}$ | $\mathbf{Q}_{\mathbf{D}}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |

4-bit Parallel-in to Parallel-out Shift Register


## DIGITAL ELECTRONICS WORKSHOP

## Study of IC 7495



IC 7495:


## OPERATION OF 7495:

Mode-0 for serial shifting of data
Mode-1 for parallel loading of data
Clk 1 is used for right shifting of data
Clk 2 is used for left shifting of data and for parallel loading of data
A, B, C, D - Parallel data inputs
QA, QB, QC, QD - Outputs

## Circuit for Ring Counter :



State Table

| Clk | $\mathrm{Q}_{\mathrm{A}}$ | $\mathrm{Q}_{\mathrm{B}}$ | $\mathrm{Q}_{\mathrm{C}}$ | $\mathrm{Q}_{\mathrm{D}}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 0 |
| 2 | 0 | 1 | 0 | 0 |
| 3 | 0 | 0 | 1 | 0 |
| 4 | 0 | 0 | 0 | 1 |
| 5 | 1 | 0 | 0 | 0 |
| 6 | Repeats |  |  |  |

## Implementation of digits using seven segment displays

## Common Cathode 7-segment Display



Common Anode 7-segment Display



7-Segment Display Segments for all Numbers.


Display driver IC


## DIGITAL ELECTRONICS WORKSHOP



| Segments Inputs |  |  |  |  |  |  | 7 Segment Displey output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| a | b | c | $d$ | e | 1 | 8 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 3 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 4 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 5 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 6 |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 7 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 8 |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 9 |

Driving a 7 -segment Display using a 4511

(a) 7446 decoder-driver. (b) 7448 decoder-driver.

