

D (=) Cin (AB+153) ABLin = (A4) BCin + AB Cin + AB Cin \mathbf{E} AB(Cint Cm)=AB-1=AB Cont = AB+ (AB &) (in

-2 Sum = A 3 Cing = (A 3 + As) Cin FABC + (ABTAB) + Ascine 2 B 17 0 10 (AP3) +(Lin VY+XY AFB - Cm \Box X=AUS XUT + (A.J.3) - C.in 2 Y= (:1 = AB & O Cin

Section 5.2 Cont = AB+ (AB B) (in AB & () Cin Ξ 15 Cin AD3

(roll

AB

Awd yo (in

KOY)(m

Sum

-Cout

434 (4DB) (m

Sum

,~

1

1


1

Ch.5 Summary

Full-Adders

A full adder accepts three binary inputs (A, B, and Carry-in) and provides two binary outputs (Carry-out and Sum). The truth table summarizes the operation.

A full-adder can be constructed from two half adders as shown:




Digital Fundamentals: A Systems Approach Thomas L. Floyd

A	В	Cin	Cout	Σ
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1
= input c	arry sometim	es designated :	as CI	_

_Snm= AD3 HA A . - Cart = AB z Sum = (+D3A) PA A K Dut = ABT (ADB) (N ABB AUBOCin=Sam HA HA Sum 1-1-ADY Jet Long

Full-Adders

Ch.5 Summary



For the given inputs, determine the intermediate and final outputs of the full adder.

The first half-adder has inputs of 1 and 0; therefore the Sum =1 and the Carry out = 0.

The second half-adder has inputs of 1 and 1; therefore the Sum = 0 and the Carry out = 1.

The OR gate has inputs of 1 and 0, therefore the final carry out = 1.


Digital Fundamentals: A Systems Approach Thomas L. Floyd

© 2013 by Pearson Higher Education, Inc Upper Saddle River, New Jersey 07458 • All Rights Reserved




Parallel Adders

Full adders are combined into parallel adders that can add binary numbers with multiple bits. A 4-bit adder is shown.




The output carry (C_4) is not ready until it propagates through all of the full adders. This is called *ripple carry*, which delays the addition process.

Digital Fundamentals: A Systems Approach Thomas L. Floyd



Adder Expansion


Two four-bit adders can be **cascaded** to form an 8-bit adder as shown.



The carry-in (C_0) pin on the lower-order adder is grounded and the carry-out pin is connected to the C_0 pin of the higher-order adder.

Digital Fundamentals: A Systems Approach *Thomas L. Floyd* © 2013 by Pearson Higher Education, Inc Upper Saddle River, New Jersey 07458 • All Rights Reserved

Ch.5 Summary




Ch.5 Summary

Ripple Carry Adder

The parallel adder introduced earlier is a **ripple carry adder**. Because the carry from each adder is applied to the next, time must provided for the carry bits to "ripple" through the circuit.

If each adder has an 8 ns delay, it takes 32 ns for the carry to work its way through the adder (as shown).



Digital Fundamentals: A Systems Approach *Thomas L. Floyd* © 2013 by Pearson Higher Education, Inc Upper Saddle River, New Jersey 07458 • All Rights Reserved


Ch.5 Summary

Look-Ahead Carry Adder

A **look-ahead carry adder** anticipates the carry that will be generated by each adder stage, and produces the required carry at one time, making the adder faster than a ripple carry adder.

Carry generation: When a carry signal is produced internally (i.e., a carry-in is not involved).


Carry propagation: When an input carry signal is involved in producing a carry out signal.



Digital Fundamentals: A Systems Approach Thomas L. Floyd

Sect- 5, 3 $C_{g_1} = A_1 B_1$ C 1 = /4 Bz Conte 1-bit (in Cp1= A, + B1 Cpy= Ayt By A + A = AVZ C92 = A2 32 ATA TA =A Cp2 = 172+132 (my=ABLine = /13+ /7(in + ABCin C13= A3B3 + Bcin + Ars Cine = AB+ (A+B) (in Cp3=A3+B3 (+ IXB Cin) (1) (2)Cours = Cy3 + Cp3 Cout 2 E Ciaj (unt q = Cay + Cpy Cont.) = f ((g1, Cp1, Cg2, Cp2, Cg3, Cp3, Cg8, (14, Cin,) Cout 1 = Cg1+ Cp1 Cin1 CI = { (A, A, A, A, A, B, B, B, B, B, Cin) Cont 2 = Cg2 + Cp2 (ont 1) w) $= C_{g_1} + C_{p_2} (C_{g_1} + C_{p_1} C_{in_1})$ $= C_{g_2} + C_{p_2}C_{g_1} + C_{p_2}C_{p_1}C_{in_1}$

A Four-Stage Look-Ahead Carry Adder




Ch.5 Summary

Comparators

The function of a comparator is to compare the magnitudes of two binary numbers to determine the relationship between them. In the simplest form, a comparator can test for equality using XNOR gates.

How could you test two 2-bit numbers for equality?



Digital Fundamentals: A Systems Approach *Thomas L. Floyd*


© 2013 by Pearson Higher Education, Inc Upper Saddle River, New Jersey 07458 • All Rights Reserved

Ch.5 Summary

Comparators

IC comparators provide outputs to indicate which of the numbers is larger or if they are equal. The bits are numbered starting at 0, rather than 1 as in the case of adders.

Cascading inputs are provided to expand the comparator to larger numbers.




Digital Fundamentals: A Systems Approach *Thomas L. Floyd*

© 2013 by Pearson Higher Education, Inc Upper Saddle River, New Jersey 07458 • All Rights Reserved

Ch.5 Summary

Decoders

A **decoder** is a logic circuit that detects the presence of a specific combination of bits at its input. A simple decoder that detects the presence of the binary code 1001 is shown.




The circuit on the left has an active HIGH output for the inputs shown; the circuit on the right shows the logic expressions for the various gate outputs.

Digital Fundamentals: A Systems Approach Thomas L. Floyd


Decoders

IC decoders have multiple outputs to decode any combination of inputs. For example the binary-to-decimal decoder shown here has 16 outputs – one for each combination of binary inputs. The first 8 lines of the circuit truth table are shown.



Ch.5 Summary

A Decoder Application




Ch.5 Summary

BCD Decoder/Driver

Another useful decoder is the 74LS47. This is a BCDto-seven segment display with active LOW outputs.

The *a-g* outputs are designed for much higher current than most devices (hence the word <u>driver</u> in the component's name).




Digital Fundamentals: A Systems Approach *Thomas L. Floyd*

© 2013 by Pearson Higher Education, Inc Upper Saddle River, New Jersey 07458 • All Rights Reserved

Ch.5 Summary

Leading Zero Suppression


The 74LS47 features leading zero suppression, which blanks unnecessary leading zeros but keeps significant zeros as illustrated here. The $\overline{BI/RBO}$ output is connected to the \overline{RBI} input of the next decoder.



Digital Fundamentals: A Systems Approach Thomas L. Floyd

Trailing Zero Suppression

Trailing zero suppression blanks unnecessary trailing zeros to the right of the decimal point as illustrated here. The *RBI* input is connected to the *BI/RBO* output of the following decoder.




Ch.5 Summary

Encoders

An **encoder** accepts an active logic level on one of its inputs and converts it to a coded output, such as BCD or binary.

The decimal to BCD is an encoder with an input for each of the ten decimal digits and four outputs that represent the BCD code for the active digit. The basic logic diagram is shown. There is no zero input because the outputs are all LOW when the input is zero.




Digital Fundamentals: A Systems Approach *Thomas L. Floyd*


© 2013 by Pearson Higher Education, Inc Upper Saddle River, New Jersey 07458 • All Rights Reserved

Ch.5 Summary

Encoders

The 74HC147 is an example of an IC encoder. It is has ten active-LOW inputs and converts the active input to an active-LOW BCD output.





Digital Fundamentals: A Systems Approach *Thomas L. Floyd*

© 2013 by Pearson Higher Education, Inc Upper Saddle River, New Jersey 07458 • All Rights Reserved


Ch.5 Summary

<section-header><section-header><figure><figure>

An Encoder Application


Code Converters

There are various code converters that change one code to another. Two examples are the four bit binary-to-Gray converter and the Gray-to-binary converter.



Digital Fundamentals: A Systems Approach *Thomas L. Floyd*

© 2013 by Pearson Higher Education, Inc Upper Saddle River, New Jersey 07458 • All Rights Reserved




Ch.5 Summary

Multiplexers

A multiplexer (MUX) selects one of several data (D) inputs and routes data from that input to the output. The data line that is selected is determined by the select (S) inputs.

The multiplexer shown has two select (S) inputs that are used to select one of four data (D) inputs.

Which data line is selected if $S_1S_0 = 10$?



The select input (10) connects data line 2 to the output.


Digital Fundamentals: A Systems Approach *Thomas L. Floyd*

© 2013 by Pearson Higher Education, Inc Upper Saddle River, New Jersey 07458 • All Rights Reserved

Ch.5 Summary


Multiplexers

Here is the logic diagram for a 4-input multiplexer.




Digital Fundamentals: A Systems Approach Thomas L. Floyd

A 16-Bit Multiplexer



Ch.5 Summary




Ch.5 Summary

Demultiplexers

A demultiplexer (DEMUX) performs the opposite function from a MUX. It switches data from one input line to two or more data lines depending on the select inputs.

Data is applied to one of the data input pin, and routed to the selected output line depending on the select variables. Note that the outputs are active-LOW.



Ch.5 Summary

Parity Generators/Checkers

Parity is an error detection method that uses an extra bit appended to a group of bits to force them to be either odd or even. In even parity, the total number of ones is even; in odd parity the total number of ones is odd.

The ASCII letter S is 1010011. Show the parity bit for the letter S with odd and even parity.

S with odd parity = 11010011

S with even parity = 01010011

Digital Fundamentals: A Systems Approach Thomas L. Floyd

Parity Generators/Checkers

A 9-bit parity checker/generator can be used to generate a parity bit or to check an incoming data stream for even or odd parity.

Checker: The even output will normally be HIGH if the data lines have even parity; otherwise it will be LOW. Likewise, the odd output will normally be HIGH if the data lines have odd parity; otherwise it will be LOW.

Generator: To generate <u>even</u> parity, the parity bit is taken from the <u>odd</u> parity output. To generate <u>odd</u> parity, the output is taken from the <u>even</u> parity output.

Digital Fundamentals: A Systems Approach *Thomas L. Floyd*

© 2013 by Pearson Higher Education, Inc Upper Saddle River, New Jersey 07458 • All Rights Reserved

Σ Even

 $-\Sigma Odd$


Data

inpu


 $\frac{1}{1} = \frac{1}{2} = \frac{1}$


Ch.5 Summary


A Simplified Data Transmission System with Error Detection




Digital Fundamentals: A Systems Approach Thomas L. Floyd











Ch.5 Summary

Bottling Control System


Information is entered into the system using a keypad, encoder, and register.






Ch.5 Summary

Bottling Control System




Ch.5 Summary

Bottling Control System



Ch.5 Summary



Digital Fundamentals: A Systems Approach Thomas L. Floyd

Key Terms

Full-adder	•	t adds two bits and e a sum and an ou	•
Cascading	•	more similar devicends the capability of	
Ripple carry	output carry from	y addition in which each adder becom next higher order a	es the
Look-ahead carry	the preceding add	y addition whereby er stages are antic propagation delays	ipated, thus
Digital Fundamentals: A S Thomas L. Floyd	Systems Approach	© 2013 by Pears Upper Saddle River, New Jersey 074	on Higher Education, Inc 158 • All Rights Reserved

Ch.5 Summary

Key Terms

Decoder	A digital circuit that converts into a familiar or noncoded for	
Encoder	A digital circuit that converts i coded form.	nformation into a
Priority	An encoder in which only the	highest value input
encoder	digit is encoded and any othe ignored.	er active input is
Multiplexer (MUX)	A circuit that switches digital data for onto a single output line in a specific	•
Demultiplexer (DEMUX)	A circuit that switches digital data for several output lines in a specified t	rom one input line onto a ime sequence.

Digital Fundamentals: A Systems Approach Thomas L. Floyd