DIMEtalk 3.1 User Guide

NT107-0305 - Issue 3



Contacting Nallatech:



Support:

www:

Go to www.nallatech.com and click 'support'.



Email:

support@nallatech.com



Phone/Fax

Europe and Asia-Pacific: Phone: +44 (0)1236 789500



WWW:

www.nallatech.com

North America Phone:+1-877-44-NALLA Document Name: DIMEtalk 3.1 User Guide

Document Number: NT107-0305

Issue Number: Issue 3

Date of Issue: 24/11/06

Revision History:

Date	Issue Number	Revision
06/04/2006	2	Initial Release of 3.1 New to 3.1 User Guide: "Creating a Bus Connection". Updates to Figure 22. Updates to Figure 34. New section "Creating a Xilinx Project Navigator File".
24/11/2006	3	Template updates. Note added under "Host System Requirements" to show minimum ISE require- ments for H101 series components.

Intellectual Property

The contents of this document are the copyright of Nallatech Limited - © Nallatech Limited 2006. All rights reserved. The product name, Nallatech, the Nallatech logo, "The High Performance FPGA Solutions Company", DIMEtalk, DIMEscript, DIME, DIME-II and FUSE are all trade marks of Nallatech Limited. All names, images and logos identifying Nallatech Limited or third parties and their products and services are subject to copyright, design rights and trade marks of Nallatech Limited and/or third parties. Nothing contained in these terms shall be construed as conferring by implication, estoppel or otherwise any licence or right to use any trademark, patent, design right or copyright of Nallatech Limited, or any other third party. Microsoft and Windows are either registered trade marks or trade marks of Microsoft Corporation in the United States and/or other countries.

Disclaimer

This document is for general information purposes only and is not tailored for any specific situations or circumstances. Although Nallatech Limited believes the contents to be true and accurate as at the date of writing, Nallatech Limited makes no assurances or warranty regarding the accuracy, currency or applicability of any contents in relation to specific situations and particular circumstances. As such, the content should not be relied upon and readers should not act on this information without further consultation with Nallatech Limited. Nallatech Limited accepts no responsibility for loss which may arise as a result of relying on the information in this document alone.

Copyright ©1993 - 2006 Nallatech Limited

All Rights Reserved

This page intentionally blank

Contents

About this User Guide	xi
Part I:Introduction	I
DIMEtalk Overview	3
DIMEtalk Key Features	3
Introduction	יייי צ
How DIMEtalk Works Within a Nallatech FPGA Computing System	4
DIMEtalk Components	4
Building and Managing DIMEtalk Networks	6
Getting Started	9
Installation	9
Host System Requirements	
Building a DIMEtalk Network	10
Part II:DIMEtalk Implementation	19
Using DIMEtalk	21
DIMEtalk System Design - Designing a DIMEtalk Network	22
Overview	22
Starting DIMEtalk System Design	22
Toolbars, Tabs and Menus	23
DIMEtalk System Design Tool	26
DIMEtalk Component Library Manager	26
DIMEtalk Components	27
What are Components?	27
Adding Components	27
Connecting Components	28
Manipulating Components	29
Using the Component Editor	29
	30
Vyhat are Devices?	30
Assigning Components to a Device	טכ וצ
Connectivity and Constraints	יר גצ
Adding Signal Breakouts	22
Creating a Bus Connection	
Creating Subsystems	33
Adding Notes	34
Using Clocks within DIMEtalk	35

Code Generation	
Generating VHDL Files	36
Files Created during VHDL Generation	37
Creating a Xilinx Project Navigator File	38
DIMEtalk Tutorials	39
Connecting Signals to External Pins - a tutorial	40
Using the DIMEtalk Library Manager - a tutorial	44

List of Figures

Figure I:DIMEtalk in FPGA System	4
Figure 2:Example Multiple-FPGA Network	6
Figure 3:DIMEtalk System Design	6
Figure 4:Initial DIMEtalk Network	10
Figure 5:Initial DIMEtalk Network Projected onto Hardware	10
Figure 6:PCI Edge	
Figure 7:Router Component	12
Figure 8:Block RAM Component	12
Figure 9:Edit Block RAM Memory Address Width	I 3
Figure 10:Wired Network	I 3
Figure 11:Create a Device	14
Figure 12:Device Selection	14
Figure 13:Device Type	15
Figure 14:Resize BenNUEY-PCI Device	5
Figure 15:Clock & Reset Component	16
Figure 16:Save Network	16
Figure 17:Compilation Button	17
Figure 18:Build Network	17
Figure 19:Warnings and Error	18
Figure 20:DIMEtalk System Design Editor	22
Figure 21:DIMEtalk System Design Toolbar	23
Figure 22:DIMEtalk System Design Tabs	23
Figure 23:Document in HTML	25
Figure 24:DIMEtalk System Design Workspace	26
Figure 25:DIMEtalk Component Library Manager	26
Figure 26:Add a Component	27
Figure 27:Connect Components	28
Figure 28:Component Manipulation	29
Figure 29:Component Editor	29
Figure 30:Assign Components	31
Figure 31:Assigning Signals to Pins	31
Figure 32:Open the Constraint Editor	32
Figure 33:Drag Signals onto Pins	32
Figure 34:Signal Breakout	33
Figure 35:Creating a Bus Connection	33
Figure 36:Subsystem	34
Figure 37:Add a Note	34
Figure 38:Note added in DIMEtalk System Design	34
Figure 39:Clock Driver Module Component - External	35
Figure 40:Clock Driver Module Component - Internal	35
Figure 41:Tcl File to Build Application	36

	27
Figure 42:VVarnings and Errors	.37
Figure 43:Files Created During VHDL Generation	.37
Figure 44:Lock Signal	.40
Figure 45:DIMEtalk Device Editor	.41
Figure 46:Constraint Editor	.41
Figure 47:'lock' signal dragged to 'led[1]' pin	.42
Figure 48:lock connected to led[1]	.42
Figure 49:Constraints File created for BenNUEY_0	.43
Figure 50:UCF Showing Constrained Signal	.43
Figure 51:Library Manager Button	.44
Figure 52:Moving Components within Library Manager	.44
Figure 53:Make Component Tab Invisible	.45
Figure 54:Make Individual Components Invisible	.45
Figure 55:Edit Block RAM Component	.46
Figure 56:Component Editor	.46
Figure 57:Signals Tab in Component Editor	.46
Figure 58:Support Files Tab in Component Editor	.47
Figure 59:Parameters Tab in Component Editor	.47
Figure 60:Edit constraints for pci_host_interface	.47
Figure 61:Component Constraints tab in Component Editor	.48

List of Tables

Table 1:FUSE Naming Conventions	xiii
Table 2:DIMEtalk Components	5
Table 3:DIMEtalk Menus	24
Table 4:DIMEtalk File Descriptions	

This page intentionally blank



About this User Guide

Using this manual

This User Guide provides information on using DIMEtalk. The manual is designed to provide information for users of DIMEtalk to become acquainted with the tool, its features and the functionality it provides. After reading the introduction you should proceed with the getting started section which describes how to install DIMEtalk and how to build a simple network. The implementation section describes in detail how to use the DIMEtalk interface and contains information on components, devices, connectivity and code generation. Several example tutorials are also detailed.

- For information on individual DIMEtalk components and data packet structure see the DIMEtalk Reference Guide.
- For additional application notes please visit <u>www.nallatech.com/applicationnotes.</u>
- For information on using the DIMEtalk Application Program Interface (API) see the FUSE C-C++ API Developer's Guide.

Symbols Used

Throughout this manual there are symbols to draw attention to important information:

The red arrow symbol indicates a set of procedures to follow, such as installing software or setting up hardware.



The blue 'i' symbol indicates useful or important information.



The red '!' symbol indicates a warning, which requires special attention.

User Guide Format

The User Guide is divided into **Sections**, which are grouped into **Parts**. The parts divide the document as follows:

 Introduction: Provides an overview of DIMEtalk and its key components plus a getting started section which details how to build an example network.



 DIMEtalk Implementation: How to start using DIMEtalk System Design including a description of DIMEtalk components, devices, connectivity and code generation. Example tutorials are also detailed.

Related Nallatech Documentation

- Nallatech DIMEtalk Reference Guide
- Nallatech FUSE C-C++ API Developer's Guide
 - Nallatech FUSE System Software User Guide
- Nallatech
 Tcl Plug-In for FUSE Developer's Guide

Abbreviations

- API: Application Program Interface
- DAC: Digital-to-Analog Converter
- DIME: DSP and Image Processing Modules for Enhanced FPGAs
- FIFO: First In First Out stack memory
- FIR: Finite Impulse Response
- FPGA: Field Programmable Gate Array
- FUSE: Field Upgradeable System Environment
- **IDE:** Integrated Development Environment
- I/O: Input/Output
- PCI: Peripheral Component Interconnect
- SRAM: Static Random Access Memory
- TCP/IP: Transmission Control Protocol/Internet Protocol
- UCF: User Constraints File
- USB: Universal Serial Bus
- VHDL: VHSIC Hardware Description Language

Typographical Conventions

The following typographical conventions are used in this manual:

- Red text indicates a cross-reference to information within the document set you are currently reading. Click the red text to go to the referenced item. To return to the original page, right-click anywhere on the current page and select **Go To Previous View**.
- <u>Blue underlined text</u> indicates a link to a Web page. Click blue-underlined text to browse the specified Web site.
- *Italics* denotes the following items:
 - References to other documents:

See the FUSE System Software User Guide for more information.

- Emphasis in text:

Enable Loopback should not be enabled until all other registers have been set up.



FUSE Naming Conventions

Please note that the DIMEtalk clocks are named differently in the FUSE System Software compared to this User Guide. The clock naming conventions are shown in Table 1.

Clock Names in FUSE	Clock Names in Documentation
System Clock (SYSCLK)	Clock A (CLK A)
DSP Clock (DSPCLK)	Clock B (CLK B)
Pixel Clock (PIXCLK)	Clock C (CLK C)

Table 1: FUSE Naming Conventions

Comments and Suggestions

At the back of this User Guide, you will find a remarks form. We welcome any comments you may have on our product or its documentation. Your remarks will be examined thoroughly and taken into account for future versions of Nallatech products.



This page intentionally blank



Part I:Introduction

This part of the User Guide provides an overview of DIMEtalk and describes how to install the software and build a simple network.



This page intentionally blank



Section I

DIMEtalk Overview

In this section:

DIMEtalk Key Features

I.I DIMEtalk Key Features

I.I.I Introduction

DIMEtalk enables developers to design packet-based communications networks across multiple FPGAs. These networks are then provided to the user through an automatic code generation mechanism for deployment within their application design. DIMEtalk extends the capability of Nallatech cPCI, VME, PCI, PCI-X and PCI-104 COTS FPGA computing systems. This functionality offers a proven COTS solution, designed for ease of use, low risk system integration/in-field deployment. Some of DIMEtalk's key features include:

- Powerful tool for designing and deploying embedded communications networks within FPGA systems.
- Networks provide integrated communication between user algorithm blocks in multiple FPGAs and the host system (VME, cPCI, etc).
- Intuitive GUI software interface for network design.
- Drag and Drop User Constraints (UCF) editing for Nallatech hardware.
- Automatic synthesizeable VHDL code generation.
- Supports Xilinx, Virtex-II, Virtex-II Pro, Virtex-E and Virtex-4.
- Low FPGA resource requirements.
- Directly supports all Nallatech DIME-II hardware products.
- Dedicated DIMEtalk FUSE API functions C/C++/Tcl¹.

I. These functions can be found in the FUSE C-C ++ API Developer's Guide.



1.1.2 How DIMEtalk Works Within a Nallatech FPGA Computing System

Figure I shows how DIMEtalk abstracts the features of the hardware platform to provide an easy to use development environment for implementing applications on multi-FPGA systems. Standard VHDL design flows are complemented with support for third-party compiler tools alongside an integrated C to VHDL Function Generator, DIME-C, enabling developers to select the design flow most appropriate to their application.

Communications networks between algorithm blocks, memory and I/O interfaces can be rapidly created across multiple FPGAs through the GUI-based application development environment. This functionality enables users to develop complex high performance FPGA Computing applications more easily, reducing risk, cost and shortening time to market.



Figure I: DIMEtalk in FPGA System

1.1.3 DIMEtalk Components

Once a user is familiar with how DIMEtalk works within an FPGA system it is important to consider the components which make up a DIMEtalk network. Data networks are a well established way of communicating data around systems yet many existing networking standards are overly cumbersome and overhead-heavy for use in FPGA systems. The simple network design and low overhead of DIMEtalk has been developed specifically for communications within FPGAs and between FPGAs in close proximity. Interfaces to longer distance and backplane interfaces mean that DIMEtalk can be used in conjunction with these standards. DIMEtalk networks are composed of four categories of underlying network components which the user can build together as required, to form the network on an application-specific basis. The components are FPGA IP blocks, available through the software tool, DIMEtalk System Design, and are shown in Table 2.



Generic Symbol	Description	DIMEtalk System Design Symbol
R	Routers direct data around the network and interconnect all other component types within a physical device.	
B	Bridges move data between physical devices across a defined physical media (i.e. between FPGAs).	Rocket Rocket
	Nodes are the user interface to the network and can be connected to User FPGA designs via node interfaces (Block RAM,SRAM, DDR SDRAM, ZBT, FIFO, Memory Map).	Image: Stram stra
E	Edges interface the network to/from another data transfer standard (such as PCI, PCI-X,VME, Ethernet or USB on Nallatech cards).	

Table 2: DIMEtalk Components

Figure 2 shows how these components can be used in an example multiple FPGA network on Nallatech hardware (BenNUEY motherboard, BenDATA and BenADDA modules). The role of each network component is explained below.

- 1. The Edge component allows the network to interface with the PCI FPGA.
- 2. The *Router* receives data from its edge component. Routers pass data around the network and connect all the component types within the device.
- 3. The Router passes data to Nodes which are the user interface to the network.



4. Bridges move the data between devices.



Figure 2: Example Multiple-FPGA Network

I.I.4 Building and Managing DIMEtalk Networks

Once the components which comprise a DIMEtalk network are understood the next stage is to start building a network using the software. The DIMEtalk System Design tool allows a user to manage and configure the basic blocks to form complex and useful networks with little input required. Network component type, quantity and location are defined within each FPGA to meet the requirements of the end application. This tool can be accessed through the windows start menu by selecting 'Start > Programs > Nallatech > DIMEtalk Design Tools' and 'DIMEtalk System Design tool as shown in Figure 3. Full instructions on how to use the tool are provided later in this manual.

Dillifaki Systemen Design File Siz Yerr Ulitizes Generation Help Image: Size File Size File Size File Size File Size File Image: Size File Size File Size File Size File Size File Edges: Basic Hemal (FFGA noder) 231 Noder Basics Size File Size File	
ACL Host Interface	

Figure 3: DIMEtalk System Design

Having defined the network, user blocks of design (VHDL or VHDL-wrapped source) can be imported and interconnected to the network in the DIMEtalk System Design tool. FPGA I/O ports for the whole design can be mapped to the device pins, using the high-level drag and drop Device Editor. VHDL code and user constraints files for the network are then automatically generated by DIMEtalk System Design. This code can then be added with additional user designs and code if necessary, before being compiled using standard synthesis and implementation tools.



This page intentionally blank



This page intentionally blank



Section 2

Getting Started

In this section:

- Installation
- Building a DIMEtalk Network

2.1 Installation

2.1.1 Host System Requirements

The following minimum system requirements are recommended for the DIMEtalk host PC:

- Pentium III 800 MHz or equivalent
- I 28MB RAM
- 200MB Hard Disk
- Windows[™] 2000/XP operating system
- 1024 x 768 pixels screen resolution, 16-bit color
- Display setting 96dpi
- Xilinx ISE 7.1 service pack 4 Foundation tools (for bitstream generation)¹
- FUSE for Windows v2.18.2
- Macromedia Flash Player (for interactive tutorials)
- Web Browser
- Administrator privileges on the system
- System language set to English



DIMEtalk may also operate under Linux using the WINE application interface layer. Please note however that this option is not supported by Nallatech.

To install DIMEtalk on Windows 2000/XP use the following procedures:

I. Insert the supplied DIMEtalk installation CD into the system's CD-ROM drive and wait for the CD to autorun. If autorun does not start click '**Start->Run**' from the taskbar and run the following program:

^{1.} For the H101 series components ISE 8.2 or above is the only supported ISE release.



CD_Drive:\ **autorun.exe**. In the DIMEtalk menu which appears, click on 'Install DIMEtalk Design Tools'.

- 2. The DIMEtalk setup wizard appears. Work through the series of dialog boxes until the 'Finish' box is reached.
- 3. Click '**Finish**' to install the software.

2.2 Building a DIMEtalk Network

This section describes how to create an initial DIMEtalk network and provides an introduction to the tool and its various components. This initial example can be used to explore the various options in the DIMEtalk System Design toolbar and menus, and to become familiar with the network creation process. Figure 4 shows a simple network in the DIMEtalk System Design tool containing a node, a router and an edge. Note that the exact order of the component tabs are configurable so they may not look the same between different systems.



Figure 4: Initial DIMEtalk Network

Figure 5 shows how these components (node, router edge) relate to the physical hardware used - in this case a BenNUEY-PCI motherboard



Figure 5: Initial DIMEtalk Network Projected onto Hardware



To build a new **DIME**talk network use the following procedures:

I. In the task bar select 'Start > Programs > Nallatech > DIMEtalk Design Tools' and 'DIMEtalk System Design' which brings up the DIMEtalk System Design tool. The first step is to choose a component. This enables a user to connect a network to the available host. In this case it is assumed that the motherboard is connected to a PCI bus. Therefore select the PCI component in the 'Edges' tab. Once the button is depressed, click in the window area below to insert this component. When a component is placed down the user is prompted to enter a name for it. Enter a name and click 'OK' as shown in Figure 6.

WOM Lafe, Syntame, Design Fre Ed. The Call The Call	Lagacy Elocit RAM Nodes

Figure 6: PCI Edge



2. At the heart of DIMEtalk networks are the routers which allow packets to move between various components in the network. Go to the 'Routers' tab to select the Router component and place it down in the network as shown in Figure 7.

DIML falls Systems Design * Fle Edit Verr Uklins Grenetion Help Edget Back internal PPSA noder 281 Noder Bridget Routent System SDRAM DHE C Legacy Box Four way non-blocking noder Four way non-blocking noder	RAM Noder
Post PC that if PC that if post your, inverter. 3	m

Figure 7: Router Component

3. A functional node, in this case a block RAM component, should be placed down to ensure the network can be implemented properly. Go to the 'Basic internal FPGA internal nodes' tab and select the block RAM node as shown in Figure 8.

Soluti Laki, Systems Design * Soluti Laki, Systems Design *	Sy Block RAM Nodes
For trans to the Market edge (b) the Market edge (b) the Market (b) Define (b) the Market (b) th	pci, Jour, Jensfore, 0 (Add 10) model, 0

Figure 8: Block RAM Component

4. Once the block RAM node has been placed down there are certain parameters associated with the node which can be changed. For example the memory address width can be altered which changes the size of the memory created by the network. To do this right-click on the block RAM component in the



network and select '**Edit**'. In the component editor go to the 'Parameters' tab and change the address width from 12 to 9 as shown in Figure 9. Changing this width from 12 to 9 creates a 512 word memory.



Figure 9: Edit Block RAM Memory Address Width

5. The components must now be wired together using the red terminals at the side of each component. Press the left mouse button when the cursor is over the red terminal on the right of the block RAM node. While holding the mouse button down, move the cursor over one of the red terminals on the right of the Router. When the cross cursor is directly over a red terminal, release the mouse button. A wire should appear connecting the two red terminals together. Repeat this step to wire the red terminal on the PCI Edge component to the Router. The network is now wired together as shown in Figure 10.

The Ldk Verre Likikes Generation Help Image: Balic Helmal FPDA nodes: 28: Edge: Balic Helmal FPDA nodes:	Tech RAM Nodes
C	Image: State of the s

Figure 10: Wired Network



6. The device on which this network will reside must be defined. Right-click in free space and select 'Create>Device' from the menu which appears, as shown in Figure 11.



Figure 11: Create a Device

7. In the device selection window shown in Figure 12 select the BenNUEY-PCI motherboard and press 'OK'.



Figure 12: Device Selection



8. Choose the device option from the list of supported options to insert a device into the design window as shown in Figure 13.



Figure 13: Device Type

9. Once the BenNUEY-PCI device is placed down on the network it should be resized by dragging the resize handle in the bottom right hand corner to cover all the components as shown in Figure 14. This informs DIMEtalk that all these components are to be assigned to this device.

Los verment / FGA roder 231 Noder Roderr System SCRAM DIME C Logacy BlockRAM Nodes Enc verment / FGA roder 231 Noder Bidger Roderr System SCRAM DIME C Logacy BlockRAM Nodes # 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
BerHUEY, 0 BerHUEY, POILVinse®2 Tree Slut DIME il notheboard	With block_res_0[Adds 1] pc_host_restlock_0[Adds 0] router_0

Figure 14: Resize BenNUEY-PCI Device



10. All FPGA devices need a component to handle clocking and resets. Go to the 'System' tab to select the Clock & Reset component and place it down on the device, then click on '**OK**' as shown in Figure 15.

File Edit Venn Ubbler Gener Edger Basic internal FPGA node
Control Contro

Figure 15: Clock & Reset Component

II. Before continuing further, the network should be saved. Click on the disk button (right) in the toolbar menu and save the network to an appropriate location as shown in Figure 16.



Figure 16: Save Network



12. The final stage is to compile the VHDL for the network. First press the Generate VHDL button (right), then click on '**Save**' in the dialog box to create all the appropriate VHDL files as shown in Figure 17.

Edges Basic internal FPGA nodes 2BT N	💥 💼 🏥 飞 🕺 🛊 🧶 odes Bridges Routers System SDRAM	DIME C Legacy BlockRAM Nodes	
99 🔡	Choose top level directory for ne	etwork	3
	The name is the first of the name is the n	j Careel	block_rem_01(Add: 1) coldel_0 pol_tor(remface_01(Add: 0) roder_0

Figure 17: Compilation Button

13. A list of all the files created appears¹. In order to build the network simply click on '**Build**' to start the build process - this calls the Xilinx ISE tools.

OMETANK Systems Design (GildimataRMitdesignWinjectMixamplesSin Fig. CB: Verv Mitter Semantin: Neis	npleðletverfklatinplanetverfk. át 3)	
Esperi Base remain PPGA noder 281 Noder Bidger Router System SDRAM	DIME C Legacy Block FAM Nodes	
WHDL Generation		
Name Culcimate Moting/Project/Lingsteel/SingleMeterosh Kanebulk (st.) Culcimate Moting/Project/Lingsteel/Singsteel/Singsteel/Singsteel/Singsteel/Singsteel/Singst	Connext Connext Unit (TCL Scip) Load and the methods (TCL Scip) Load and the method bar C+-) Method (TCL and Cool Hist) Load (TCL Scip) Load (TCL and Cool Hist) Load (TCL Scip) Load (TCL Scip) Contracts (TCL Scip) Load (TCL Scip) Contracts (TCL Scip) Contrects (TCL Scip)	Build
Constanting Constanting Compared		

Figure 18: Build Network

^{1.} For a complete listing of these files and their functions please see Table 4.



14. When the script completes a report of how many warnings and errors have been produced is displayed, as shown in Figure 19. The DIMEtalk network is now built.

18 Cat Yeer Cates Canadan Help : 마는뮤스 수 있다마 같은 # 4 전		
Edges Basic internal FPGA nodes ZBT Nodes Bridges Routers System SDRAM DIME-C Legacy Block/RAM Nodes		
Running TCL script dimebuild.tcl		
stepping level for this device is '1'. Additional information on "stepping level" is available at support.Klink.com. Opened constraints file BenNUEY_0.pef. Tue Sep 06 17:20:16 2005 Numning DBC. DBC detected 0 errors and 0 warning Creasing bit map Saving bit stream is "hennuey_0.b Bitstream generation is complete. DITOEN of BenNUEY_0 complete i Tue Complete is to the stream of the stream o	ave Piet Door	
Book d mere dockr.g.s		

Figure 19: Warnings and Error

This page intentionally blank



Part II:DIMEtalk Implementation

This part of the User Guide provides detailed information on how to use DIMEtalk and its key component - DIMEtalk System Design. Two example tutorials are also provided here.



This page intentionally blank



Section 3

Using **DIME**talk

In this section:

- Designing a DIMEtalk Network
- DIMEtalk Components
- DIMEtalk Devices
- Connectivity and Constraints
- Code Generation
- Xilinx Project File



3.1 DIMEtalk System Design - Designing a DIMEtalk Network

3.1.1 Overview

In order to create a DIMEtalk network the required nodes must be specified on the various programmable logic devices in the system and connected to each other and the wider system. The tool provided for this process is DIMEtalk System Design, which enables the user to specify the location and type of all nodes, bridges, routers and interfaces used in the system. Once the network has been planned, DIMEtalk System Design can be used to autogenerate all the required VHDL files to create the design.

3.1.2 Starting DIMEtalk System Design

DIMEtalk System Design requires minimal memory and disk resources and runs under all Microsoft 32-bit Windows versions. DIMEtalk System Design can be started in two ways:

Double-click on the DIMEtalk System Design desktop shortcut

or

Choose 'Start->DIMEtalk Design Tools->DIMEtalk System Design' from the Windows start menu



When the DIMEtalk System Design tool appears as shown in Figure 20 a previous design can be loaded using the Open File button (left) or by choosing 'File->Open' from the menu. A new network design can be created by clicking on the New Design button (right) or by selecting 'File>New' from the menu.



DUALELOIS Systems Durign File Edit View URBes Generation Help Edit View URBes Genet Edit View URBes Generation Help Edit View URBes Generat	

Figure 20: DIMEtalk System Design Editor



3.1.3 Toolbars, Tabs and Menus

Toolbar

The DIMEtalk System Design toolbar provides quick access to frequently used operations and commands. The toolbars used in DIMEtalk System Design are shown in Figure 21 with their functions listed.



Figure 21: DIMEtalk System Design Toolbar

Tabs

The tabs used in DIMEtalk System Design are shown in Figure 22.



Figure 22: DIMEtalk System Design Tabs

Menus

The menus available in DIMEtalk System Design provide the same functions as the standard tool bar with additional features such as the ability to save a design as an HTML file as well as other specific functions such as packaging up a design and zooming in on the navigator using the '**Navigator Zoom**' menu. The menu contents are shown and explained in Table 3.

Menu	Description:	Allows user to:
Image: Second state of the systems	File menu	 create a new design open an existing design close a design save a design reopen a design, list recently open files in submenu print the current view document in HTML (see "Document a DIMEtalk Network in HTML" on page 25) exit DIMEtalk
OIMEtalk Systems Design Edit View Utilities Gene Indo Ctrl+Z Redo Ctrl+Alt+Z Image: Redo Ctrl+Alt+Z Image: Redo Ctrl+X Image: Redo Ctrl+Q Image: Redo Image: Redo Ctrl+X Image: Redo Ctrl+Q Image: Redo Ima	Edit menu	 undo last action redo last undone action cut an item copy an item paste an item delete an item select all items in DIMEtalk System Design tool
talk Systems Design View Utilities Generation H Library Manager Ctrl+M Refresh F5 Refresh F5 Navigator Zoom	View menu	 view Library Manager refresh Library Manager zoom in or out on the Navigator panel
r <mark>stems Design *</mark> Utilities Generation Help ② Package Design	Utilities menu	 package a design into one folder which stores all the components and XML files for the design, this allows user to move projects from one PC to another or archive them for later use

Table 3: DIMEtalk Menus



Menu	Description:	Allows user to:
Design * Generation Help	Generation menu	 generate network code set Placer effort level^a set Router effort level^b
記録 Placer Effort ト 記録 Router Effort		
Help Help Contents About Tutorials Autoupdate www.nallatech.com	Help menu	 view Help contents view information about DIMEtalk view range of interactive tutorials view Nallatech's website

Table 3: DIMEtalk Menus

- a. The 'Placer Effort' option is passed through to the Place and Route process in the Xilinx ISE software. The Standard, Medium or High setting relates to how long an algorithm spends looking for a correct solution the higher the setting the longer the time spent looking for a correct solution, and the higher the possibility of finding one.
- b. The 'Router Effort' option is passed through to the Place and Route process in the Xilinx ISE software. The Standard, Medium or High setting relates to how long an algorithm spends looking for a correct solution the higher the setting the longer the time spent looking for a correct solution, and the higher the possibility of finding one.

Document a DIMEtalk Network in HTML

As mentioned in the previous table DIMEtalk System Design enables the user to generate an interactive HTML document that describes their system. This shows all connections and components, allowing the user to share design information with others. For example, the DIMEtalk network which was created earlier produces the HTML files which are created and stored by default on C:\Program Files\Nallatech\DIMEtalk\projects\Examples\Simple Network. Figure 23 shows these HTML files. For an overall view of the network click on the file named Top.html then click on the various network components as shown below to bring up the parameters, connections and support files for each component in the network - in this example the components include a block RAM node, PCI Edge, Router and Clock & Reset.



Figure 23: Document in HTML



3.1.4 DIMEtalk System Design Tool

Figure 24 shows the DIMEtalk System Design tool which displays the various components used to construct a DIMEtalk network. These include a block RAM node, a router, a PCI edge, and a Clock & Reset component. which are wired together to form a basic DIMEtalk network. Also highlighted are the tree view and navigation windows which provide alternative views of the created network.



Figure 24: DIMEtalk System Design Workspace

3.1.5 DIMEtalk Component Library Manager

The Library Manager enables the user to customize the layout and appearance of the DIMEtalk design window. To open the Library Manager, shown in Figure 25, click on the Library Manager button (right) in the toolbar or select '**View>Library Manager**' from the menu.





Figure 25: DIMEtalk Component Library Manager



For an example of using the Library Manager please see "Using the DIMEtalk Library Manager - a tutorial".

3.2 **DIMEtalk Components**

This section provides an introduction to the components of DIMEtalk and how they can be used to create and manipulate networks. For more detailed descriptions of the specific components please see the DIMEtalk Reference Guide.

3.2.1 What are Components?

Components are the building blocks which are combined to make up a DIMEtalk network. They consist of routers, nodes, bridges and edges.

- Utility components are used to support the other components on hardware, managing clocking, grounding and resets.
- Routers direct data around the network.
- Nodes are the user interface to the network and can be connected to user application designs.
- Bridges move data between physical devices across a defined physical media (for example between FPGAs).
- Edges are a special type of node that indicate data entering/leaving the network from another data transfer standard (such as PCI, Ethernet, USB on Nallatech systems).
- Test components allow users to check that nodes are functioning properly. These components consist of a FIFO Test Loopback and a Memory Map Loopback.
- User components can be added into a DIMEtalk network. These components include the externally generated VHDL component and previously created DIMEtalk components.
- Testbench components allow users to simulate devices in order to test networks in simulation tools (i.e. ModelSim).

3.2.2 Adding Components

The first stage in generating a DIMEtalk network is to add and connect the various communications components for the design. This is done in the DIMEtalk System Design tool.

To add a component to a DIMEtalk network use the following procedures:

- I. In the DIMEtalk System Design tool select a component from one of the component tabs.
- 2. Click in the design space to place the component down. The component is then displayed (shown in Figure 26).



Figure 26: Add a Component



3.2.3 Connecting Components

To connect components in a DIMEtalk network use the following procedures:

- I. In the DIMEtalk System Design tool move the cursor to the terminal of the first component.
- 2. When the cursor turns into a cross press the left-hand mouse button.
- 3. Move the cursor to the terminal of the other component, keeping the mouse button pressed when joining components.
- 4. When the cursor turns into a cross and the name of the component appears, release the mouse button to join the two components. To put an 'elbow' in a wire click on one of the dots on the wire and drag the wire to the appropriate place as shown in Figure 27.

PIMEtalk Systems Design * File Edit View Utilities Generation Help Image: Second State	
Four way non-blocking DMBalk Router noter_0	

Figure 27: Connect Components



At any point during the creation of a DIMEtalk network changes can be made using the 'Edit>Undo', 'Edit>Redo' menu commands. Also note that a network can be saved using the 'File->Save' menu command. If a design is closed without being saved, DIMEtalk prompts the user to save the network.



3.2.4 Manipulating Components

DIMEtalk components can be manipulated using the right-click menu, shown in Figure 28, which is displayed when a network component is right-clicked in the DIMEtalk System Design tool. The function of each menu item is also listed in the following figure.



Figure 28: Component Manipulation

3.2.5 Using the Component Editor

The component editor, shown in Figure 29 gives complete details of the DIMEtalk component and allows a user to alter the clocks and resets. It is accessed by right-clicking on a component in DIMEtalk. The component editor is split into five tabs which provide different information about the component.

2	Component Editor - block, ram. 0 interial Signals Support Files Parameters Instance Constraints Identities Block_stam FulD exception BlockFilam Node Shoot Description BlockFilam Node Type OthEliat, Compatible Node I State Instance Instance
-	CancelOK

Figure 29: Component Editor

General Tab

This tab shows details of the selected component and identifies it through a short and full description, its type and its location.



Signals Tab

The 'Signals' tab shows the external interface to the component. This tab can be used to alter the default connection for signals and resets. For example, right-click on dt_clk connected to CLKA and choose 'Set Group Type>Clock>Clock B' from the menus.

Support Files Tab

The 'Support Files' tab shows all the files that are required for any design using this component. These include the firmware parts of the component, additional software and documentation. Double-click on any file to open it using the default filetype handler on the development machine.

Parameters Tab

This tab contains the generics defined by the component. Some of these are editable - for example the size of new FIFO components can be set here.

Component Constraints Tab

This tab shows the various constraints which are placed on a component.

Instance Constraints Tab

This tab shows the constraints which are placed on a particular instance of a component. Note that any values the user enters for the instance constraints override the component constraints.

3.3 **DIMEtalk Devices**

3.3.1 What are Devices?

Devices represent the physical hardware deployed within a DIMEtalk network and are linked together by components. This hardware includes:

- BenONE, BenONE-PCI-104, BenERA, BenNUEY-PCI, BenNUEY-PCI-104, BenNUEY-4E, BenNUEY-PCI-X and BenNUEY-VME motherboards.
- BenADDA, BenBLUE-II, BenBLUE-III, BenBLUE-V4, BenDATA-II, BenDATA-V4, BenDATA-DD, BenDATA-WS, BenHOTLINK and BenPRO modules.
- XtremeDSP Development Kit.

3.3.2 Assigning Components to a Device

To assign a component to a device use the following procedures:

- I. Right-click on a component or in the design space to open the menu.
- 2. Select '**Create Device**' from the right-click menu.



3. In the dialog box (shown in Figure 30) select the device required for the design. Click '**OK**' on the relevant motherboard or module which displays a build option menu showing the FPGA speed grades and package types available for the hardware.

🤗 Select a dev	ce for the n	etwork			
Nallatech Mother	poards Nallate	ch Modules X	ilinx XtremeDSP	Kits Nallateck	
BenERA cPCI	BenNUEY-4e	BenNUEY-4e	BenNUEY PCI	BenNUEY	
motherboard	v2pro p20 a	v2pro p50 a	Motherboard	40.863.887.0463.6894.4260	
J					
			Cancel	ОК	

Figure 30: Assign Components

4. The device should now appear in the design tool as a green box which can be dragged over the components in the network as shown in "Building a DIMEtalk Network". This places all the components into that device.

3.3.3 Using the Device Editor

The Device Editor allows a user to map the nets in a design onto physical pins by dragging the unassigned nets onto the appropriate pins. The list of nets comes from the connections that were wired to the top level in the design. The Device Editor is accessed by right-clicking on a device and selecting '**Edit**' from the menu.

Assigning Signals

The principle function of the Device Editor is to assign signals to pins - this is done using the Constraint Editor function within the Device Editor. The following example shows how to assign LED signals to the pins of a block RAM node. Firstly the user should select the block RAM node, right-click on the lower black terminal (block RAM doorbell port) and select '**Wire up a level**'. Then right-click on the device and select '**Edit**' to open the Device Editor as shown in Figure 31.



Figure 31: Assigning Signals to Pins



With the Device Editor open go to the right-hand Device Information pane and double-click on 'blockram_1024_0' as shown in Figure 32.



Figure 32: Open the Constraint Editor

This opens the Constraint Editor where the LED signals should be dragged from the 'Off chip signals' pane onto the correct pins in the 'Available Pins' pane as shown in the left hand image in Figure 33. The signals are now assigned to the relevant pins and the constraints appear in the lower pane under Non-default constraints. The right hand image in the Figure 33 shows these constraints.



Figure 33: Drag Signals onto Pins

Automapping

DIMEtalk automatically maps some signals to pins. Auto mapping is done on 4-bit bridges, all edges, clock & reset components and ZBT components (when wired up to the top level).



3.4 Connectivity and Constraints

3.4.1 Adding Signal Breakouts

This feature allows a user to breakout the signals within a connection group.

To add a signal breakout use the following procedures:

- I. Right-click on a component's red terminal port.
- 2. Select 'Create>Breakout' from the menu which appears.
- 3. The signal breakout is now placed down in the DIMEtalk System Design tool as shown by the red arrow in Figure 34.



Figure 34: Signal Breakout

3.4.2 Creating a Bus Connection

This option appears on the right-click '**Create**' submenu if the terminal contains only output signals. Unlike the signal breakout which gives one terminal per signal, all the terminals on a bus have the same signals as the initial terminal. Bus connections provide a way of connecting one terminal to multiple locations.

To create a bus connection use the following procedures:

- I. Right-click on a component's terminal.
- 2. Select '**Create>Bus**' from the menu which appears.
- 3. The bus is now placed down in the DIMEtalk System Design tool as shown by the red arrow in Figure 35.



Figure 35: Creating a Bus Connection

3.4.3 Creating Subsystems

When using the software it may be necessary to create larger, more complex networks. The '**Create >Subsystem**' option allows a user to compartmentalize a design and make it more manageable.



To create a subsystem use the following procedures:

- I. Select one or more components.
- 2. Select 'Create>Subsystem' from the menu which appears.
- 3. The subsystem (shown in Figure 36) is placed down in the tool and the component is now held within the subsystem.

Subsystem_0

Figure 36: Subsystem

4. Alternatively, a subsystem can be created by dragging a selection box over a number of components then right-clicking on one. All components are then placed into the subsystem.

3.4.4 Adding Notes

An additional function in the DIMEtalk System Design tool is the ability to add notes to a network. These can serve a variety of purposes - for example users designing large complex networks can deploy them as reference points in the network or reminders to complete a task at a certain point in the network.

To add a note to a network use the following procedures:

- I. Right-click on a component.
- 2. Select '**Create>Note**' from the menu which appears.
- 3. In the box (shown in Figure 37) enter the name for the note and click on 'OK'.

Text to display
This is a DIMEtalk note

Figure 37: Add a Note

4. The note can now be seen in the DIMEtalk System Design tool (shown in Figure 38).

PCI Host I/F DIMEtalk edge #0 pci_host_interface_0
This is a DIMEtalk note

Figure 38: Note added in DIMEtalk System Design



3.4.5 Using Clocks within DIMEtalk

In the System tab when a user clicks on the Clock Driver Module (shown right), a module is created in DIMEtalk to handle the clocking of the other components within the module. Figure 39 shows how this component looks externally.





Figure 39: Clock Driver Module Component - External

Figure 40 shows an internal view of the component.



Figure 40: Clock Driver Module Component - Internal



There are no strict rules as to how the various clocks and resets can be used. However, by default:

- I. DIMEtalk clock on all components is wired to be clk I.
- 2. DIMEtalk network reset on all components is wired to reset.
- 3. Host clock on relevant components (e.g. PCI Edge) is wired to clk2.
- 4. User clock on all components is wired to clk1.
- 5. Clk1 is assumed to be 100MHz, clk2 is assumed to be 40MHz, clk3 is assumed to be 100MHz.

These default wirings can be altered by opening a component and changing the connection. Note that DIMEtalk will *not* prevent potentially invalid connections e.g. half a DIMEtalk network on clk1 and half on clk2. In addition, the three clocks must be constrained to appropriate pins in the module (via the Device Editor). The general assumption is that clk1 will be wired to CLKA, clk2 to CLKB and clk3 to CLKC. Again, this is a suggested method which can be altered on the proviso that no checks are made as to the validity of any variation.

3.5 Code Generation

3.5.1 Generating VHDL Files

Once a network is created select the Generate Network code button (right) or choose 'Generation>Generate Network Code' from the drop-down menu. This prompts the user to select a top level directory where the network will be stored. A list of all the files created then appears, as shown in Figure 41, which contains a Tcl file to build the application. Double-click on this or click 'Build' to start the build process.

5	Å	я,	
1			5
	-	_	€.

CHUIT Lake Systems Design (CLU levelak Stridesign 1976) Sect 11 komplet Stridesign 1976) Chuit Verre Matters Generation Help Chuit Verre Matters Generation Help Edgen Back retensi PRGA rodes 281 Nodes Bridgen Roders System SDRAM Chuit Verre Matters Help Anodes 281 Nodes Bridgen Roders System SDRAM	mp luð leines r (Visimp lane twenk, dt.?) DIEE C [Legacy Block RAM Notes]		
VHD: Generation			
Hates C. Vanerak Mitneigri/Project/L Saraple/Single/Hates/V disebuild tri C. Vanerak Mitneigri/Project/L Saraple/Single/Hates/V disebuild tri C. Vanerak Mitneigri/Project/L Saraple/Single/Hates/V disebuild tri C. Vanerak Mitneigri/Project/L Saraple/Single/Hates/V disebuild C. Vanerak Mitneigri/Project/L Saraple/Single/Hates/V disebuild/Project/L Saraple/ C. Vanerak Mitneigri/Project/L Saraple/Single/Hates/V disebuild/ C. Vanerak Mitneigri/Project/L Saraple/Single/Hates/V disebuild/ C. Vanerak Mitneigri/Project/L Saraple/Single/Hates/V disebuild/ C. Vanerak Mitneigri/Project/L Saraple/Single/Hates/V disebuild/ C. Vanerak Mitneigri/Project/L Saraple/Single/Hates/V disebuild/ Project/L Saraple/Single/Fingle/L disebuild/ C. Vanerak Mitneigri/Project/L Saraple/Single/Hates/V disebuild/ C. Vanerak Mitneigri/Project/L Saraple/Single/Hates/V disebuild/ C. Vanerak Mitneigri/Project/L Saraple/Single/Hates/V disebuild/ Project/L Saraple/Single/Fingle/Single/Fingle/Single/Single/Single/Fingle/Single/Fingle/Single/Fingle/Single/Fingle/Single/Fingle/Single/Fingle/Single/Fingle/Single/F	Connext Orwaltabul(TC), Scopi Load and ther internal (TCL, Scopi Dahlaton of network (or TCL, scopi (not executable code) Example C if the homony DMRBLAR, May Physical field (Scope and Scope and Scope and Scope Used TCL, command for smallaton (ModelSM) USEAT (TCL, command for smallaton (ModelSM) MOUL, score code (or ther NULLY', 0 USEAT (TCL, command for smallaton (ModelSM) MOUL, score code (or ther NULLY', 0 TCL, Scope to Just GeneRULLY', 0 List of score and code field SchullerV', 0 Suid sploten for BenRULLY', 0 Suid sploten for BenRULLY', 0 Suid sploten for BenRULLY', 0	Build	
Cool & Read Cool and Company			

Figure 41: Tcl File to Build Application



When the script completes, a report of the warnings and errors produced is displayed as shown in Figure 42.

CHULT Lafe Systeme Design (C5 Edwards&Aff design/D7/sject 11 aung lesSing jable benerkisting jable benerkistiten jable benerkisting jable benerkisting jable benerkisti		
Bunning TCL script dimekhold tel Tog Popping level for this device is '1', Additional information on "stepping level", is available as support.xiliux.com. Device constraints file BenNURY_O.p.efc. Tus dep 06 17:20:16 2005 Bunning BDC. Posting bits map Saving bit stema of the monuty_O.b. Sitisteem opinesation is complete.	Seve Pirt. Core	
Con d net doer p		

Figure 42: Warnings and Errors

3.5.2 Files Created during VHDL Generation

Following VHDL Generation a number of files are created which have different functions within the DIMEtalk network. These files are highlighted in Figure 43 which shows how they appear in the software. The files created are also listed with their functions in Table 4.

Name		Comment	
C:\dimetalk\dtdesign\Projects\Examples\Sir C:\dimetalk\dtdesign\Projects\Examples\Sir C:\dimetalk\dtdesign\Projects\Examples\Sir C:\dimetalk\dtdesign\Projects\Examples\Sir C:\dimetalk\dtdesign\Projects\Examples\Sir C:\dimetalk\dtdesign\Projects\Examples\Sir C:\dimetalk\dtdesign\Projects\Examples\Sir C:\dimetalk\dtdesign\Projects\Examples\Sir C:\dimetalk\dtdesign\Projects\Examples\Sir C:\dimetalk\dtdesign\Projects\Examples\Sir C:\dimetalk\dtdesign\Projects\Examples\Sir C:\dimetalk\dtdesign\Projects\Examples\Sir C:\dimetalk\dtdesign\Projects\Examples\Sir C:\dimetalk\dtdesign\Projects\Examples\Sir C:\dimetalk\dtdesign\Projects\Examples\Sir	nple Network/dimetest.tcl nple Network/sysdesc.tcl nple Network/ExampleC/example.c nple Network/source/buildinput.txt nple Network/source/simutils.tcl nple Network/source/SenNuey_0/Ben nple Network/source/BenNuey_0/Ben nple Network/source/BenNuey_0/Ben nple Network/source/BenNuey_0/Ben nple Network/source/BenNuey_0/Ben nple Network/source/BenNuey_0/Ben	Load and test network (TCL Script) Definition of network (for TCL scripts (not executable code) Example C code showing DIMEtalk network access Project file for Dev-C++ IDE (www.bloodshed.net) List of source and core files to build Top Useful TCL commands for simulation (ModelSIM) VHDL source code for Top Xilinx ISE Project for BenNuey_0 Constraints for device BenNuey_0 VHDL source code for BenNuey_0	
C:\dimetalk\dtdesign\Projects\Examples\Sir C:\dimetalk\dtdesign\Projects\Examples\Sir	nple Network\source\BenNuey_0\build nple Network\source\BenNuey_0\build	List of source and core files to build BenNuey_0 Build options for BenNuey_0	

Figure 43: Files Created During VHDL Generation

File Created	Description	Function
dimetest.wish	Wish file	Load and test network (Wish script)

Table 4: DIMEtalk File Descriptions

File Created	Description	Function	
sysdesc.tcl	Tcl file	Definition of network for Tcl scripts (not executable code)	
example.c	C file	Example C code showing DIMEtalk network access	
examplec.dev	dev file	Project file for Dev-C++ IDE (<u>www.bloodshed.net</u>)	
make	make file	Allows the user to build the example.c using gcc compiler in Linux	
buildinput.txt	Text file	List of source and core files to build Top	
simutils.tcl	Tcl file	Useful Tcl commands for simulation (ModelSIM)	
top.vhd	VHDL file	VHDL source code for Top	
.ucf	User Constraints File	Constraints for device	
.vhd	VHDL file	VHDL source code for device	
dimebuild.tcl	Tcl file	Top level build script which calls each devices' build.tcl	
build.tcl	Tcl file	Tcl script to build device. This script takes all the files needed to genera the bitfile and copies them into a "tmpcore" and "tmpsource" fold within the device's output directory. Then it calls the various Xilinx I processes and generates a bitfile from the files in "tmpcore" and "tmpsource". Before bitfile generation it also generates an ISE projet navigator project file.	
buildinput.txt	Text file	List of source and core files to build device	
buildopt.txt	Text file	Build options for device	

Table 4: DIMEtalk File Descriptions

3.5.3 Creating a Xilinx Project Navigator File

During the build process DIMEtalk creates a .ise project file. This enables the DIMEtalk network to be built using the Xilinx Project Navigator tool. It is possible to create this file without invoking the full build process by using a DOS command prompt as described below.

▼ To create the .ise file without invoking the full build process use the following procedures:

- I. In the task bar select 'Start > Accessories > Command Prompt >'.
- 2. In the command prompt change directory into the top level directory where the network has been output and run the following command line:

cd source <> Device name >>

3. Followed by:

tclsh build.tcl -ise

4. The .ise project should now be created in the device folder on the user's hard disk.



Section 4

DIMEtalk Tutorials

In this section:

- Connecting Signals to External Pins tutorial
- Using the Library Manager tutorial



The tutorials described in this section are also available as interactive demonstrations which walkthrough each example and show the most appropriate methods for configuring and using DIMEtalk. The tutorials are installed on a system's hard disk from the DIMEtalk installer to the location '<C:\Program Files\Nallatech\dimetalkdesigntools\DIMEtalk\help\tutorials>' or from the menu in DIMEtalk System Design under '**Help>Tutorials**'. The tutorials require Flash Player in order to view them. Please visit http://www.macromedia.com/go/getflashplayer/ to download the latest Flash Player.



For information on other DIMEtalk features and applications please visit <u>www.nallatech.com/</u><u>applicationnotes</u>.



4.1 Connecting Signals to External Pins - a tutorial

This tutorial shows how to assign specific signals to external physical pins through a DIMEtalk network. Signals that need to go to external pins are identified by DIMEtalk and largely routed automatically to appropriate pins. Occasionally however users may wish to route a non-essential signal to an external pin - for example the 'lock' signal of the Clock & Reset component.

To connect a signal to an external pin through DIMEtalk use the following procedures:

- I. Load the network created in "Building a DIMEtalk Network".
- 2. The Clock & Reset component has a 'lock' signal, shown in Figure 44, which indicates that all the clocks are operating correctly. For this tutorial the signal is brought out to an LED.

DIM Lale Systems Design (C141ms LaSAd dasign/D/n ject 31 zamp las SimpleNa hver Alaim ple no hver Alaim Fe Sak Verre Uklins Generation Help Design Design (C141ms LaSAd dasign/D/n ject 31 zamp las SimpleNa hver Alaim ple no hver Ala Design Design Design (C141ms LaSAd dasign/D/n ject 31 zamp las SimpleNa hver Alaim ple no hver Alaim Design Design Design (C141ms LaSAd dasign/D/n ject 31 zamp las SimpleNa hver Alaim ple no hver Alaim Design Design Design (C141ms LaSAd dasign/D/n ject 31 zamp las SimpleNa hver Alaim ple no hver Alaim Design Design Design Design Design Design (C141ms LaSAd dasign/D/n ject 31 zamp las SimpleNa hver Alaim ple no hver Alaim Design Design Design Design Design Design (C141ms LaSAd dasign/D/n ject 31 zamp las SimpleNa hver Alaim ple no hver Alaim Design Design Design Design Design Design (C141ms LaSAd dasign/D/n ject 31 zamp las SimpleNa hver Alaim ple no hver Alaim Design Design Design Design Design Design (C141ms LaSAd dasign/D/n ject 31 zamp las SimpleNa hver Alaim ple no hver Alaim Design Design Design Design Design Design (C141ms LaSAd dasign/D/n ject 31 zamp las SimpleNa hver Alaim ple no hver Alaim Design Design Design Design Design Design (C141ms LaSAd dasign Design Desig		
BenVILEY, 0 BenVILEY, 0 BenVILEY, PO 1 Wise#2 Tree Skt OHE il notheboad	biot.um.0(A59 1) doi:0.0 pol.tot.refere_0(A59:0) rode_0	

Figure 44: Lock Signal

3. In order to make the 'lock' signal available for external wiring, right-click the black terminal at the side of the Clock and Reset component and select 'Wire up a level' from the menu. Right-click anywhere in the device to open the Device Editor. In the Device Editor go to the 'Edit Devices' tab and double-click on the 'clocks_0' component as shown in Figure 45.



Image: State of the state	net säkkif design 1979 jacht N samples SS im päele hovor Altaim päene hovor k. dt 3] * 🕞 🖻	×
System View Tell Devices Log Berk/LDY, 0 Device Dyslow Image: Control Devices Log C ViewS 2xx2000 111524 Image: Control Devices Control Devices ViewS 2xx2000 111524 C ViewS 2xx2000 111524 Image: Control Devices	Denice Information - Double clock component names to edit local constraints	
Trajtor 68.87.,D	OK	

Figure 45: DIMEtalk Device Editor

4. Double-click on the 'clocks_0' component to bring up the Constraint Editor, Figure 46, which shows five signals coming from the component to external pins. Four of these - three clocks and a reset - are already assigned to appropriate physical pins whilst the 'lock' signal is unassigned.

Figure 46: Constraint Editor

5. Scroll down the list of available pins on the right hand side until the set of LEDs appears. Drag the 'lock' signal onto the 'led[1]' pin as shown in Figure 47.



Carl Diale Laber Systems Des File Edit Verw Likites	gn (C-1 dimetalk) dt design 1976 joch 1938 samples 15 imple Network (simple netw *** Constraint Editor - clocks - 0	
Device Editor	Instructions Select the signals to be routed to specific pins. Drag the selected signals onto the first pin findance specific constants will be control to lean three notes. There overside any def Alternatively, select the pins to use and drag there on the first signal be model on the	a di constanta bere pro
System View Edd Devices Device Query, 0 Device Query, 0 C Viete2-ac20000 C Viete	Of chip signal: Available P Available P Av	
TreptoreALEr_D	Kendefaal combarts	Carcel OK

Figure 47: 'lock' signal dragged to 'led[1]' pin

- 6. This creates a non-default constraint constraining the 'lock' signal to a location known as 'led[1]'.
- 7. Return to the Device Editor's main window and in the 'System View' tab double-click on '**Constrained Signals**' under the 'BenNUEY_0' node. This opens the list of signals and displays the last entry as 'lock connected to led[1]'. Click '**OK**' to return to DIMEtalk System Design.

Divi Falls Systems Desien [C-1dimetals/dtdetien@rejects\Examples\SimpleAetwork/simple network. dt3] *	
The Dat Very Utilities Generation Holp	half had been
□►□ <= < < < < < < < < < < < < < < < < < <	
timle and one of leave a law law law leaved and the second second of	
Device Editor	
System View Edt Devices Log	
Devices	
pci, bol, informa, 0. tot, jow consetted to poisonne(38) = pci, bol, informa, 0. tot, jow consetted to poisonne(37) = pci, bol, information, 0. tot, jow consetted to poisonne(38) = dots, 0. tot, all consetted to adv = dots, 0. tot, on consetted to adv = dots, 0. tot, on consetted to left] = Unconstanted Synali Interconnectivity	
	Cancel OK
Top/BerVALEY_0	

Figure 48: lock connected to led[1]

- 8. In DIMEtalk System Design click on the 'Generate VHDL' button then click on 'Save' in the dialog box to create all the appropriate VHDL files.
- 9. In Figure 49 the constraints file which has been created for the BenNUEY_0 is highlighted. Double-click on this to open it.



	🗴 Dill Lale Systems Design (C-Lilimetalckitdesign/Drojects 11 xamples)SimpleNetworkkeinplanetwork.dt 0] * 💶 🗖 🔀
	Edge: Basic eteral PROA node; J Store I Store I Store I Store Stark Other Stark Nodes
	WHOL Generation
	Generated Filer Generation Log
	Name Consent
	C Visiona A Unity Physical Competitional States Competitional According 101 (CL Script) C Visiona A Unity Physical Competitional States Competitional States Competitional CL Script) C Visiona A Unity Physical Competitional States Competitional States Competitional CL Script) C Visiona A Unity Physical Competitional States Competitional States Competitional States Competitional Cl Script) C Visiona A Unity Physical Competitional States Competition
	Count from Compose

Figure 49: Constraints File created for BenNUEY_0

10. This opens a UCF (User Constraints File), shown in Figure 50, which now displays the 'lock' signal constrained to the physical pin E3.

Edger Bar	💀 😭 C:Adimetalikkeli design/9 rojectsM xamples/SimpleNetwork/xourceVien/NULY_OVien/NULY_O.ucf 📃 🗖 🔀	
50 0	D27 pcl.host_interimec_D.host_datacits.LOC*Ad31; V NTT pcl.host_interimec_D.host_datacits.LOC*Ad31; NTT pcl.host_interimec_D.host_datacits.LOC*Ad31; NTT pcl.host_interimec_D.host_datacits.LOC*Ad31;	
ST VHOL G	NET pci, host_interface_0 host_data(28) hOC*AL11 NET pci, host_interface_0 host_data(28) hOC*AL16; NET pci, host_interface_0 host_data(28) hOC*AL17; NET pci, host_interface_0 host_data(31) hOC*AL17;	
Ham Course Cours	<pre>NTT pei.host_interface_0_host_data(*) OFFST = NT Sam BEFOR clocks_0_src_clk; NT pei.host_interface_0_host_data(*) OFFST = NT Sam BEFOR clocks_0_src_clk; NTT pei.host_interface_0_host_busy LOCAl16; NTT pei.host_interface_0_host_busy LOCAl16; NTT pei.host_interface_0_host_busy LOCAl16; NTT pei.host_interface_0_host_cusy OFFST = NT Sam BEFORE clocks_0_src_clk; NTT pei.host_interface_0_host_rue out LOCAN17; NTT pei.host_interface_0_host_rue out LOCAN16; NTT clockt_0_scc_clk; LOCAN17; NTT clockt_0_scc_clk; LOCAN17</pre>	Eved
	MT clocks_0_src_cLX4 PERIOD= 10ms; MT clocks_0_sreset_n LOC=FS;	

Figure 50: UCF Showing Constrained Signal

- 11. When this network is built LED1 on the BenNUEY-PCI motherboard will switch off as the active high lock signal is asserted on locking all of the clocks for the network.
- 12. The signal has now been connected to a physical pin through DIMEtalk.



4.2 Using the DIMEtalk Library Manager - a tutorial

This tutorial shows how to use the DIMEtalk Library Manager. The Library Manager is the part of DIMEtalk System Design that allows users to decide which components are available in the component tabs for use within networks.

To open the DIMEtalk Library Manager use the following procedures:

I. In DIMEtalk System Design click on the Library Manager button in the toolbar as shown in Figure 51.

Idl41calk Systems Design Ffe Calk Verr Ublins Felo Image: Second Sec	SDRA DIME C Legacy BlockFRAM Nodes U	ser Components
SA 19 9 D	I	

Figure 51: Library Manager Button

2. In the Library Manager window drag a component folder - in this case 'Basic internal FPGA' nodes - to the top of the tree as shown in Figure 52. Close the Library Manager and in the DIMEtalk design window this tab now appears as the first tab.

Basic internal FPGA nodes folder dragged to top of tree	Tab moved in DTDesign Tool	
Component Library Manager	Pie Edit Yeler Dibles: Generation Help Pie Edit Yeler Dibles: Generation Help Dible: Edit Yeler Dibles: Generation Help Dible: Edit Yeler Dible: Generation Help Dible: Ferration Help Dible: Generation Help Dible: Ferration Generation Help Dible: Generation Dible: Ferration Generation Help Dible: Generation Filte: Ferration Generation Generation Help Filte: Ferration Generation Generation Help Filte: Ferration Generation Help Help Filte: Ferration Generation Help Help Filte: Ferration Generation Help Help Help	

Figure 52: Moving Components within Library Manager

3. Entire tabs can also be made invisible using the Library Manager. For example, right-click on the 'Basic internal FPGA nodes' in the Library Manager and select 'Make Invisible' from the menu which appears, as shown in Figure 53. Close the Library Manager and in DIMEtalk System Design the 'Basic internal FPGA nodes' tab is no longer visible. To change this open the Library Manager again and click on the



'Basic internal FPGA nodes' folder and select '**Make Visible**' from the menu which appears. The tab is now visible again in the DIMEtalk design window.



Figure 53: Make Component Tab Invisible

4. Individual components can also be made invisible. In the Library Manager open the 'Basic internal FPGA nodes' folder, right-click on 'block RAM' and select '**Make Invisible**' as shown in Figure 54.



Figure 54: Make Individual Components Invisible

- 5. In DIMEtalk System Design go to the 'Basic internal FPGA nodes' tab where the block RAM node is no longer visible. To change this open the Library Manager again, open the 'Basic internal FPGA nodes' folder and right-click on 'block RAM' to select 'Make Visible' from the menu which appears. Close the Library Manager and this component is now visible again in the 'Basic internal FPGA nodes' tab in DIMEtalk System Design.
- 6. In the Library Manager open the Basic internal FPGA nodes folder and select the block RAM component shown in Figure 55. Note that the location of the definition and the date on which it was saved are



shown under the component. Double-click on the block RAM component to open the Component Editor.

Component Library Manager

Figure 55: Edit Block RAM Component

7. The Component Editor window, shown in Figure 56, provides some basic information about the component such as a full description, short description, and the type of component. Note that it is not possible to edit the identifier as this has to be unique within DIMEtalk.

|--|

Figure 56: Component Editor

8. The 'Signals' tab shows the external interface to the component. This tab can be used to alter the default connection for signals and resets. For example, right-click on 'user_clk connected to CLKA' and choose **Set Group Type>Clock>CLKB** from the menus as shown in Figure 57. This connects the DIMEtalk signal to Clock B.



Figure 57: Signals Tab in Component Editor



9. The Support Files tab, shown in Figure 58, displays all the files that are required for any design using this component. Click on '**OK**'.

📯 Component Editor - block_ram.dtc	
General Signal: Support Files Parameters: Component Com Path C \dmetalk\dtdeign\Components\SlockRAM Nodes\Alhbioc. C \dmetalk\dtdeign\Components\common\berline.vhd C \dmetalk\dtdeign\Component	straints Type Used for Design file All devices Design file All devices
	Cancel OK

Figure 58: Support Files Tab in Component Editor

10. The Parameters tab, shown in Figure 59, displays parameters which can alter a component's behavior. Click on 'OK'.

I ⊕- use synplify Cancel	General Signals Support Files Parameters Component Constraints Image: Interpret	Component Editor - block_ram.dtc
ОК		

Figure 59: Parameters Tab in Component Editor

11. The final tab shows Component Constraints - in the case of the block RAM component there are none. For an example of constraints go back to the Library Manager and open the 'Edges' folder and doubleclick on 'pci_host_interface' as shown in Figure 60.



Figure 60: Edit constraints for pci_host_interface



12. This brings up the Component Editor again and Figure 61 shows the various signals constrained to the appropriate pins within a device. These constraints also include timing constraints against global clock resources.



Figure 61: Component Constraints tab in Component Editor



Standard Terms and Conditions

GENERAL

These Terms and Conditions shall apply to all contracts for goods sold or work done by Nallatech Limited. (hereinafter referred to as the "company" or Nallatech) and purchased by any customer (hereinafter referred to as the customer).

Nallatech Limited trading in the style Nallatech (the company), submits all quotations and price lists and accepts all orders subject to the following conditions of contract which apply to all contracts for goods supplied or work done by them or their employees to the exclusion of all other representations, conditions or warranties, express or implied.

The buyer agrees to execute and return any license agreements as may be required by the company in order to authorize the use of those licensable items. If the licensable item is to be resold this condition shall be enforced by the re-seller on the end customer.

Each order received by the company will be deemed to form a separate contract to which these conditions apply and any waiver or any act of non-enforcement or variation of these terms or part thereof shall not bind or prejudice the company in relation to any other contract.

The company reserves the right to re-issue its price list at any time and to refuse to accept orders at a price other than at the price stated on the price list in force at the time of order.

The company reserves the right to vary the specification or withdraw from the offer any of its products without prior warning.

The company reserves the right to refuse to accept any contract that is deemed to be contrary to the companies policies in force at the time.

PRICING

All prices shown on the company's price list, or on quotations offered by them, are based upon the acceptance of these conditions. Any variation of these conditions requested by the buyer could result in changes in the offered pricing or refusal to supply.

All quoted pricing is in Pounds Sterling and is exclusive of Value Added Tax (VAT) and delivery. In addition to the invoiced value the buyer is liable for all import duty as may be applicable in the buyer's location. If there is any documentation required for import formalities, whether or not for the purposes of duty assessment, the buyer shall make this clear at the time of order.

Quotations are made by Nallatech upon the customer's request but there is no obligation for either party until Nallatech accepts the customer's order.

Nallatech reserves the right to increase the price of goods agreed to be sold in proportion to any increase of costs to Nallatech between the date of acceptance of the order and the date of delivery or where the increase is due to any act or default of the customer, including the cancellation or rescheduling by the customer of part of any order. Nallatech reserves the right (without prejudice to any other remedy) to cancel any uncompleted order or to suspend delivery in the event of any of the customer's commitment with Nallatech not being met.

DELIVERY

All delivery times offered by the company are to be treated as best estimates and no penalty can be accepted for non compliance with them.

Delivery shall be made by the company using a courier service of its choice. The cost of the delivery plus a nominal fee for administration will be added to the invoice issued. Payment of all inward customs duties and fees are the sole responsibility of the buyer. If multiple shipments are requested by the buyer, multiple delivery charges will be made. In the case of multiple deliveries separate invoices will be raised.

If requested at the time of ordering an alternative delivery service can be used, but only if account details are supplied to the company so that the delivery can be invoiced directly to the buyer by the delivery service.

The buyer accepts that any 'to be advised' scheduled orders not completed within twelve months from the date of acceptance of the original order, or orders held up by the buyers lack of action regarding delivery, can be shipped and invoiced by the company and paid in full by the buyer, immediately after completion of that twelve month period.

INSURANCE

All shipments from the company are insured by them. If any goods received by the buyer are in an unsatisfactory condition, the following courses of action shall be taken.

If the outer packaging is visibly damaged, then the goods should not be accepted from the courier, or they should be signed for only after noting that the packaging has sustained damage.

If the goods are found to be damaged after unpacking, the company must be informed immediately.

Under no circumstances should the damaged goods be returned, unless expressly authorized by the company.

If the damage is not reported within 48 hours of receipt, the insurers of the company shall bear no liability.

Any returns made to the company for any reason, at any time shall be packaged in the original packaging, or its direct equivalent and must be adequately insured by the buyer.

Any equipment sent to the company for any purpose, including but not limited to equipment originally supplied by the company must be adequately insured by the buyer while on the premises of the company.

PAYMENT

Nallatech Ltd. terms of payment are 30 days net.

Any charges incurred in making the payment, either

currency conversion or otherwise shall be paid by the buyer.



The company reserves the right to charge interest at a rate of 2% above the base rate of the Bank of Scotland PLC on any overdue accounts. The interest will be charged on any outstanding amount from said due date of payment, until payment is made in full, such interest will accrue on a daily basis.

TECHNICAL SUPPORT

The company offers a dedicated technical support via telephone and an E-mail address. It will also accept faxed support queries.

Technical support will be given free of charge for 90 days from the date of invoice, for queries regarding the use of the products in the system configuration for which they were sold. Features not documented in the user manual or a written offer of the company will not be supported. Interfacing with other products other than those that are pre-approved by the company as compatible will not be supported. If the development tools and system hardware is demonstrably working, no support can be given with application level problems.

WARRANTY

The company offers as part of a purchase contract 12 months warranty against parts and defective workmanship of hardware elements of a system. The basis of this warranty is that the fault be discussed with the companies technical support staff before any return is made. If it is agreed that a return for repair is necessary then the faulty item and any other component of the system as requested by those staff shall be returned carriage paid to the company. Insurance terms as discussed in the INSURANCE Section will apply.

Returned goods will not be accepted by the company unless this has been expressly authorized.

After warranty repair, goods will be returned to the buyer carriage paid by the company using their preferred method.

Faults incurred by abuse of the product (as defined by the company) are not covered by the warranty.

Attempted repair or alteration of the goods as supplied by the company, by another party immediately invalidates the warranty offered.

The said warranty is contingent upon the proper use of the goods by the customer and does not cover any part of the goods which has been modified without Nallatech's prior written consent or which has been subjected to unusual physical or electrical stress or on which the original identification marks have been removed or altered. Nor will such warranty apply if repair or parts required as a result of causes other than ordinary authorized use including without limitation accident, air conditioning, humidity control or other environmental conditions.

Under no circumstances will the company be liable for any incidental or consequential damage or expense of any kind, including, but not limited to, personal injuries and loss of profits arising in connection with any contract or with the use, abuse, unsafe use or inability to use the companies goods. The company's maximum liability shall not exceed and the customers remedy is limited to, either:

- i. repair or replacement of the defective part or product or at the companies option.
- return of the product and refund of the purchase price and such remedy shall be the customer's entire and exclusive remedy.

Warranty of the software written by the company shall be limited to 90 days warranty that the media is free from defects and no warranty express or implied is given that the computer software will be free from error or will meet the specification requirements of the buyer.

The terms of any warranty offered by a third party whose software is supplied by the company will be honoured by the company exactly. No other warranty is offered by the company on these products.

Return of faulty equipment after the warranty period has expired, the company may at its discretion make a quotation for repair of the equipment or declare that the equipment is beyond repair.

PASSING OF RISK AND TITLE

The passing of risk for any supply made by the company shall occur at the time of delivery. The title however shall not pass to the buyer until payment has been received in full by the company. And no other sums whatever shall be due from the customer to Nallatech.

If the customer (who shall in such case act on his own account and not as agent for Nallatech) shall sell the goods prior to making payment in full for them, the beneficial entitlement of Nallatech therein shall attach to the proceeds of such sale or to the claim for such proceeds.

The customer shall store any goods owned by Nallatech in such a way that they are clearly identifiable as Nallatech's property and shall maintain records of them identifying them as Nallatech's property. The customer will allow Nallatech to inspect these records and the goods themselves upon request.

In the event of failure by the customer to pay any part of the price of the goods, in addition to any other remedies available to Nallatech under these terms and conditions or otherwise, Nallatech shall be entitled to repossess the goods. The customer will assist and allow Nallatech to repossess the goods as aforesaid and for this purpose admit or procure the admission of Nallatech or its employees and agents to the premises in which the goods are situated.

INTELLECTUAL PROPERTY

The buyer agrees to preserve the Intellectual Property Rights (IPR) of the company at all times and that no contract for supply of goods involves loss of IPR by the company unless expressly offered as part of the contract by the company.

GOVERNING LAW

This agreement and performance of both parties shall be governed by Scottish law.



Any disputes under any contract entered into by the company shall be settled in a court if the company's choice operating under Scottish law and the buyer agrees to attend any such proceedings. No action can be brought arising out of any contract more than 12 months after the completion of the contract.

INDEMNITY

The buyer shall indemnify the company against all claims made against the company by a third party in respect of the goods supplied by the company.

SEVERABILITY

If any part of these terms and conditions is found to be illegal, void or unenforceable for any reason, then such clause or Section shall be severable from the remaining clauses and Sections of these terms and conditions which shall remain in force.

NOTICES

Any notice to be given hereunder shall be in writing and shall be deemed to have been duly given if sent or delivered to the party concerned at its address specified on the invoice or such other addresses as that party may from time to time notify in writing and shall be deemed to have been served, if sent by post, 48 hours after posting.

SOFTWARE LICENSING AGREEMENT

Nallatech Ltd software is licensed for use by end users under the following conditions. By installing the software you agree to be bound by the terms of this license. If you do not agree with the terms of this license, do not install the Software and promptly return it to the place where you obtained it:

1. **License**: Nallatech Ltd grants you a licence to use the software programs and documentation in this package("Licensed materials"). If you have a single license, on only one computer at a time or by only one user at a time;

if you have acquired multiple licenses, the Software may be used on either stand alone computers or on computer networks, by a number of simultaneous users equal to or less than the number of licenses that you have acquired; and, if you maintain the confidentiality of the Software and documentation at all times.

- 2. **Restrictions**: This software contains trade secrets in its human perceivable form and, to protect them, except as permitted by applicable law, you may not reverse engineer, disassemble or otherwise reduce the software to any human perceivable form. You may not modify, translate, rent, lease, loan or create derivative works based upon the software or part thereof without a specific run-time licence from Nallatech Ltd.
- 3. **Copyright:** The Licensed Materials are Copyrighted. Accordingly, you may either make one copy of the Licensed Materials for backup and/or archival purposes or copy the Licensed Materials to another medium and

keep the original Licensed Materials for backup and/or archival purposes. Additionally, if the package contains multiple versions of the Licensed Materials, then you may only use the Licensed Materials in one version on a single computer. In no event may you use two copies of the Licensed Materials at the same time.

- 4. Warranty: Nallatech Ltd warrants the media to be free from defects in material and workmanship and that the software will substantially conform to the related documentation for a period of ninety (90) days after the date of your purchase. Nallatech Ltd does not warrant that the Licensed Materials will be free from error or will meet your specific requirements.
- 5. Limitations: Nallatech Ltd makes no warranty or condition, either expressed or implied, including but not limited to any implied warranties of merchantability and fitness for a particular purpose, regarding the Licensed Materials.

Neither Nallatech Ltd nor any applicable Licenser will be liable for any incidental or consequential damages, including but not limited to lost profits.

6. **Export Control**: The Software is subject to the export control laws of the United States and of the United Kingdom. The Software may not be shipped, transferred, or re-exported directly or indirectly into any country prohibited by the United States Export Administration Act 1969 as amended, and the regulations there under, or be used for any purpose prohibited by the Act.

USER GUIDE CONDITIONS

Information in this User Guide is subject to change without notice. Any changes will be included in future versions of this document. Information within this manual may include technical, typing or printing inaccuracies or errors and no liability will arise therefrom.

This User Guide is supplied without warranty or condition, either expressed or implied, including but not limited to any implied warranties of merchantability and fitness for a particular purpose, regarding the information provided herein.

Under no circumstances will Nallatech Limited be liable for any incidental or consequential damage or expense of any kind, including, but not limited to, loss of profits, arising in connection with the use of the information provided herein.



This page intentionally blank

Index

A

abbreviations	xii
add components to network	
add notes to network	34
add signal breakouts	

В

building a new network	. 10
building and managing DIMEtalk networks	6

С

code generation	6 8 7
generating VHDL files	6
component overview2	.7
bridges2	7
edges	7
nodes	7
routers2	7
test components2	7
testbench components2	7
user components	7
utility components	7
components	7
connect components to network2	8
connectivity and constraints	3
create a bus connection3	3
create a subsystem3	3

D

DIMEtalk devices	
assigning components to a device	
device editor	
assigning signals	
device overview	
DIMEtalk System Design	
component editor	
general settings	
parameters	
signals	
support files	
library manager	
manipulating components	
overview	
start DIMEtalk System Design	
toolbars and menus	
menus	

tabs	
toolbar	
DIMEtalk tutorials	

F

FUSE naming conventions	xiii
-------------------------	------

G

etting started9

Ī

implementation	
installation	9
interactive tutorials	xii
introduction	

Κ

Ρ

key features	3
--------------	---

placer effort le	evel
------------------	------

R

related documentation	vii
related documentation	
revision	iii
router effort level	

S

saving a DIMEtalk network	
scope of user guide	xi
system requirements	9

Т

tutorials	39
using the DIMEtalk Library Manager	44
writing to an external pin	40

U

undo/redo command	
user guide symbols	xi
using clocks and resets	
default wirings	



changing the default wirings	
clock frequencies	
DIMEtalk clock	
DIMEtalk network reset	
host clock	
user clock	
external view	
internal view	
using DIMEtalk	
-	

Remarks Form

We welcome any comments you may have on our product and its documentation. Your remarks will be examined thoroughly and taken into account for future versions of this product.

DIMEtalk 3.1 User Guide NT107-0305 Issue 3	24/11/06
--	----------

Errors Detected

Suggested Improvement



Nallatech Boolean House One Napier Park Cumbernauld Glasgow G68 0BH United Kingdom

If you prefer you may send your remarks via E-mail to support@nallatech.com or by fax to +44 (0) 1236 789599.

If you want Nallatech to reply to your comments, please include your name, address and telephone number.

This page intentionally blank