Dynamic Logic and Latches II:

Practical Implementation Methods and Circuits Examples used on the ALPHA 21164

Paul Gronowski William Bowhill

Digital Semiconductor Digital Equipment Corporation Hudson, MA

1996 VLSI Circuits Workshop

Dynamic Logic and Latches - Part II

Outline

□ introduction to ALPHA 21164

Latching

Clocking

- Distribution
- Analysis

Dynamic Logic

- Single-rail
- Dual-rail
- **D** Circuit Examples.

۰,

Introduction to ALPHA 21164

D Second generation design

Quad-issue, in-order execution

□ 14 gates per cycle including latches



Transistor Count Die Size Power Supply

1996 VLSI Circuits Workshop

WC Power Dissipation Target Cycle Time <u>Ø.5 μm process</u> 9.3 Million 16.5 mm x 18.1 mm 3.3V external 3.3V internal 50W @ 300 MHz 300 MHz



0.35 μm process 9.66 Million 14.4 mm x 14.5 mm 3.3V external 2.0V internal 25W @ 433 MHz 433 MHz

Dynamic Logic and Latches · Part II



Latching - Overview

Level-sensitive design

- Dynamic latches
 - Faster
 - Less area
 - Required to function at 1/10th speed
- General purpose library
 - . Fully characterized
 - Emphasis on speed

1996 VLSI Circuits Workshop

Dynamic Logic and Latches - Part II

Latching - Latch Implementation



Latching - Embedding Logic



1996 VLSI Circuits Workshop

Dynamic Logic and Latches \cdot Part II

Latching - Circuit Implementation



Latching - Comparison						
	Area	Speed	Race	Load		
	1.25	1.2	- CLK edge rate	[,] 4		
	1.25	1.2	 CLK edge rate CLK buffer delay 	1.0		
	1.0	1.3	- C L K e d rate	^{g e} 0.5		
	1.0	1.0	 CLK edge rate CLK buffer delay 	1.0		

1996 VLSI Circuits Workshop

Dynamic Logic and Latches -Part II

Latching - Verification Issues

D Race verification

- Race speed analysis (SPICE)
- Custom race tool specific to design methodology
- · Latch size checks
- Minimum/maximum clock edge rate
- · Clock buffer not shared
- · At least one gate delay between latches
- Latch driven by clock or deskewed
- **D** Functional verification (for static latches)
 - . DC noise margin analysis (SPICE)
 - . DC writeability analysis (SPICE)
- Full dynamic logic verification

Clocking - Overview

- □ Single-wire, two phase clocking scheme
- Single global clock grid
- Limited use of conditional clocks
- **□** Clock statistics (0.5 μm design)
 - . Clock load = 3.75 nF
 - . Size of final clock inverter = 58 cm
 - Edge rate = 0.5 ns
 - . Clocking consumes 40% of chip power
 - . Decoupling capacitance near clocks = 35 nF
 - di/dt = 50 **A**

1996 VLSI Circuits Workshop

Dynamic Logic and Latches · Part II





)

Clocking - Analysis

- Clock generation. and driver network evaluated using SPICE
 - . VSS and VDD supply noise
 - . Device variations across the chip
- RC delay of global clock interconnect evaluated using extracted R and C data
 - . Global clock skew can limit speed
 - Local clock skew can create race-through problems

1996 VLSI Circuits Workshop

6

Dynamic Logic and Latches · Part II

156 V- Mente



Clocking - Skew Sensitive Circuit



Clocking - Local Clock Skew



)

Dynamic Logic - Overview

Dynamic logic requires significantly more electrical verification than static logic.

- . Capacitive coupling and charge sharing
- . Subthreshold leakage
- . Charge injection
 - -Minority carrier collection
 - -Latch-up
- Alpha particle immunity
- . VDD/VSS noise and resistance

W

Dynamic Logic - Circuit Diagram



1996 VLSI Circuits Workshop

Dynamic Logic and Latches - Part II

Dynamic Logic - General Rules

- Dynamic logic can only be driven by complementary gates
- Complementary gates must be close to dynamic structure
 - . Global nodes received by gates with standard β ratio (noise margin)
 - . Local nodes can be received by gates with a skewed β ratio (for speed)
- □ Precharge controlled by clock
 - . Delayed precharge not typically used
 - . Domino or ripple precharge not typically used

Dynamic Logic - Coupling

Coupling is difficult to analyze precisely

- . What capacitance should be used?
- . When do "aggressor" signals change?
- . What is the rise/fall time of "aggressor" signals?



1996 VLSI Circuits Workshop

Dynamic Logic and Latches - Part II

Dynamic Logic - Coupling Circuit Diagram



Note: High-up coupling on stored "1" nodes and Low-down coupling on stored "0" nodes can be a problem as well.

Dynamic Logic - Coupling Solutions

- Set limits on maximum allowable coupling and input and output beta ratio ranges to ensure acceptable noise margin.
- Account for canceling coupling events be careful!
- Shield and/or isolate dynamic nodes where possible.
- Increase overall "good" (fixed) capacitance to reduce the impact of "bad" coupling capacitance.
- In datapaths, examine bus ordering (see below).

"Twist" lines (as shown at right) to take advantage of power rails
Route dynamic lines between mutually exclusive or complementary lines



1996 VLSI Circuits Workshop

Dynamic Logic and Latches · Part II

Dynamic Logic - Coupling Example



Dynamic Logic - Charge Share

Charge sharing can occur when internal nodes (node X) are not adequately precharged.



1996 VLSI Circuits Workshop

Dynamic Logic and Latches - Part II

Dynamic Logic - Charge Share



1

Dynamic Logic - Subthreshold Leakage

Subthreshold leakage may be a problem for dynamic nodes where ΣW_{eff} / C_{node} is large.
 Determine leakage time:

 t_{leak} = C_{node} * V_{node} / i_{leak}

 Circuit solutions:

 Increase channel length
 Add weak "leakers"

Dynamic Node

1996 VLSI Circuits Workshop

Dynamic Logic and Latches - Part II

Dynamic Logic - Charge Injection

□ Latch-up

□ Minority carrier charge injection/collection



•

Dynamic Logic - Charge Injection



1996 VLSI Circuits Workshop

Dynamic Logic and Latches · Part II

Dynamic Logic - Dual-rail Design





Advantages

• Fast - use sense amp to detect small voltage swing on output or skew the beta ratio of output complementary gates.

Complex logic functions can be easily generated as true and complement of all signals available.

Since both outputs (OR_L and OR_H) start low after precharge, can sense when logic is complete by detecting 01 or 10.

Dynamic Logic - Dual-rail Design

Design Issues

- Power dissipation. One side of the logic is always evaluated.
- 2 Area. Requires roughly twice the area of single-rail design.
- 3 Coupling may be an issue, especially in datapath structures
 - Twisted bit lines
 - Bus ordering
 - Encode Lines (HP PA8000 Floating Point Unit

- see references)

Input	5	Dual-rail inputs					Encoded inputs			
AE	B A	_H A	_L B	_H E	3_L /	٩ВЗ	AB2	2 AE	31 A	В0
0	þ	0	1	0	1		0	0	0	1
0	1	0	1	1	0		0	0	1	0
1	0	1	0	0	1		0	1	0	0
1	1	1	0	1	0		1	0	0	0

1996 VLSI Circuits Workshop

Dynamic Logic and Latches · Part li





E-box Bypass - Circuit Diagram



1996 VLSI Circuits Workshop

Dynamic Logic and Latches - Part II

Я



Circuit Example #2 -E-Box Shifter Block Diagram

3



References

"A Dual-Execution Pipelined Floating-Point CMOS Processor"
John Kowaieski, et al., 1995 IEEE ISSCC Digest of Technical Papers
"A 433 MHz 64b Ctuad-Issue CMOS RISC Microprocessor"
Paul Gronowski, et al., 1995 IEEE ISSCC Digest of Technical Papers
"A Dual Floating Point Coprocessor with an FMAC Architecture"
Craig Heikes and Glenn Colon-Bonet, 1995 IEEE ISSCC Digest of Technical Papers
"Dynamic Logic: Clocked and Asynchronous" Tutorial
Ted Williams, 1995 IEEE ISSCC Digest of Technical Papers and Tutorial hand-out
"A 300 MHz 54b Quad-issue CMOS RISC Microprocessor
Bradley Benschneider, et al., IEEE Journal of SolidState Circuits, Nov. 1995, Vol. 30., No. 11
"A 300 MHz 64b Quad-issue CMOS RISC Microprocessor"
William Bowhiii, et al., 1995 IEEE ISSCC Digest of Technical Papers
"Design and Verification Strategies for Ensuring Long-Term Reliability of a 300 MHz Microprocessor"
Ronald Preston, et al., ESSCIRC '95 Proceedings
"Superscalar instruction Execution in the 21154 Alpha Microprocessor"
John Edmondson, et al., IEEE Micro, Vol. 15, No. 2, April 1995
"Circuit implementation of a 300-MHz 64-bit Second-generation CMOS Alpha CPU
William Bowhiii, et al., Digital Technical Journal, Voi. 7., No. 1, 1995
"internal Organization of the Alpha 21154, a 300-MHz 64-bit Quad-issue CMOS RISC Microprocessor"
John Edmondson, et al., Digitai Technical Journal, Vol. 7., No. 1,1995

More References

"Impact of Clock Slope on True Single Phase Clocked (TSPC) CMOS Circuits"

Patrik Larsson and Christer Svensson, IEEE Journal of Solid-State Circuits, June 1994, Vol. 29, No. 6 "Noise in Digital Dynamic CMOS Circuits"

Patrik Larsson and Christer Svensson, IEEE Journal of Solid-State Circuits, June 1994, Vol. 29, No. 6 "A Comparison of CMOS Circuit Techniques: Differential Cascade Voltage Switch Logic Versus Conventional Logic"

Kan M. Chu and David L. Pulfrey, IEEE Journal of Solid-State Circuits, Aug. 1987, Vol. SC-22, No. 4 "Design Procedures for Differential Cascade Voltage Switch Circuits"

Kan M. Chu and David L. Pulfrey, IEEE Journal of Solid-State Circuits, Dec. 1986, Vol. SC-21, No. 6 'Clocking Schemes for High-Speed Digital Systems"

Stephen H. Unger, Chung-Jen Tan, IEEE Transactions on Computers, Oct. 1986, Vol. C-35, No. 10 "Custom and Semi-Custom Design Techniques"

Lawrence G. Heller, et al., 1984 IEEE ISSCC Digest of Technical Papers

"NORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structures" Nelson F. Goncalves and Hugo J. De Man, IEEE Journal of Solid-State Circuits, June 1983,

Vol. SC-18, No. 3

"High-Speed Compact Circuits with CMOS"

R. H. Krambeck, et al., IEEE Journal of Solid-State Circuits, June 1982, Vol. SC-1 7, No. 3

1996 VLSI Circuits Workshop

Dynamic Logic and Latches · Part II