ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

Lecture 5: Layout Techniques



Sam Palermo Analog & Mixed-Signal Center Texas A&M University


Announcements

- HW1 is due today
- Exam1 is on 2/13
 - 11:10-12:35PM (10 extra minutes)
 - Closed book w/ one standard note sheet
 - 8.5"x11" front & back
 - Bring your calculator
 - Covers material through lecture 5
 - Previous years' Exam 1s are posted on the website for reference
- Reference Material
 - Razavi Chapter 18 & 19





- CMOS Design Rules
- Layout Techniques
- Layout Examples


Fundamentals on Layout Techniques: N-Well CMOS Technologies



transistors









"Back-End"

- A "silicide" step, where highly conductive metal is deposited on the gate and diffusion regions, reduces transistor terminal resistance
- To prevent potential gatesource/drain shorting an "oxide spacer" is first formed before silicide deposition




Contact and Metal Fabrication



Transistor Geometries

- λ-based design rules allow a process and feature sizeindependent way of setting mask dimensions to scale
 - Due to complexity of modern processing, not used often today




- Minimum drawing feature = λ
 - Assume w.c. mask alignment $< 0.75\lambda$
 - Relative misalignment between 2 masks is <1.5λ


$$AGate = W * L$$

AD, AS = W * X


- PS, PS = W + 2X (3 sides)
- X depends on contact size
 - 5λ in this example

BASIC SCNA CMOS LAYERS






Contact spacing rule



Gate spacing form an n+ edge


W




Effect of misalignment without overhang

Mask Number	Mask Layer		
1	NWELL		
2	ACTIVE		
3	POLY		
4	SELECT		
5	POLY CONTACT		
6	ACTIVE CONTACT		
7	METAL1		
8	VIA		
9	METAL2		
10	PAD		
11	POLY2		


Design Rule Layers




Difference between the drawn and physical values for channel length and the channel width



Structure of a n-channel MOSFET






Perspective view of an n-channel MOSFET


- Minimum transistor width is set by minimum diffusion width
 - 2 or 3λ (check with TA)
- Often, we use a use a slightly larger "minimum" that is equal to the contact height (4λ in this example)

N-channel MOSFET

P-channel MOSFET








Stick diagrams for the CMOS Inverter

The CMOS Inverter



Basic Inverter Layout


Alternate Inverter Layout


ECEN-474-2009


Jose Silva-Martinez

Standard Cells: VDD, VSS and output run in Parallel

B O MPB MPA MNB A O MNA CMOS NAND2 logic gate









Wide Analog Transistor: Analog techniques


- Unacceptable drain and source resistance
- Stray resistances in transistor structure
- Contacts short the distributed resistance of diffused areas




Transistor orientation

• Orientation is important in analog circuits for matching purposes








Stacked Transistors


- Wide transistors need to be split
- Parallel connection of *n* elements (n = 4 for this example)
- Contact space is shared among transistors
- Parasitic capacitances are reduced (important for high speed)
- Gate resistance is reduced



Note that parasitic capacitors are lesser at the drain


Matched Transistors

- Simple layouts are prone to process variations, e.g. V_T, KP, C_{ox}
- Matched transistors require elaborated layout techniques




Interdigitized Layout

- Averages the process variations among transistors
- Common terminal is like a serpentine




Why Interdigitized?




- Process variations are averaged among transistors KPs for M1:KP1+KP4+KP5+KP8 (Avg=4.5) M2:KP2+KP3+KP6+KP7 (Avg=4.5)
- Technique maybe good for matching dc conditions
- Uneven total drain area between M1 and M2. This is undesirable for ac conditions: capacitors and other parameters may not be equal
- A more robust approach is needed (Use dummies if needed !!)

A method of achieving better capacitive matching :



- Each transistor is split in four equal parts interleaved in two by two's.
 So that for one pair of pieces of the same transistor we have currents flowing in opposite direction.
- Transistors have the same source and drain area and perimeters, but this topology is more susceptible to gradients (not common centroid)

Common Centroid Layouts Usually routing is more complex




CENTROID (complex layout)

M1: 8 transistors (0,3) (0,1) (1,2) (1,0) (2,3) (2,1) (3,2) (3,0)


M2: 8 transistors (0,2) (0,0) (1,3) (1,1 (2,2) (2,0) (3,3) (3,1)


Common Centroid Layouts

- Split into parallel connections of even parts
- Half of them will have the drain at the right side and half at the left
- Be careful how you route the common terminal
- •Cross talk (effect of distributed capacitors → RF applications)!



- •Many contacts placed close to one another reduces series resistance and make the surface of metal connection smoother than when we use only one contact; this prevents microcraks in metal;
- Splitting the transistor in a number of equal part connected in parallel reduces the area of each transistor and so reduces further the parasitic capacitances, but accuracy might be degraded!





Integrated Resistors

- Highly resistive layers (p⁺, n⁺, well or polysilicon)
- R defines the resistance of a square of the layer
- Accuracy less than 30%


Resistivity (volumetric measure of material's resistive characteristic)


Sheet resistance (measure of the resistance of a uniform film with arbitrary thickness *t*

 ρ (Ω -cm)

W

$$R = \rho/t (\Omega/)$$






ECEN-474-2009

Jose Silva-Martinez

Diffusion/Well Resistors



Diffused resistance


Diffused resistance

well resistance

Pinched n-well resistance

ECEN-474-2009

Poly Resistors



»First polysilicon resistance


r) First polysilicon resistance with a well shielding

g) Second polysilicon resistance

Second polysilicon resistance with a well shielding

TYPICAL INTEGRATED RESISTORS

$$R = 2R_{cont} + \frac{L}{W}R_{\Box}$$



Type of layer	Sheet Resistance W/0	Accuracy %	Temperature Coefficient ppm/ºC	Voltage Coefficient ppm/V
n + diff	30 - 50	20 - 40	200 - 1K	50 - 300
p + diff	50 -150	20 - 40	200 - 1K	50 - 300
n - well	2K - 4K	15 - 30	5K	10K
p - well	3K - 6K	15 - 30	5K	10K
pinched n - well	6K - 10K	25 - 40	10K	20K
pinched p - well	9K - 13K	25 - 40	10K	20K
first poly	20 - 40	25 - 40	500 - 1500	20 - 200
second poly	15 - 40	25 - 40	500 - 1500	20 - 200

Special poly sheet resistance for some analog processes might be as high as 1.2 K Ω /

Large Resistors

In order to implement large resistors :

- Use long strips (large L/W)
- Use layers with high sheet resistance (bad performances see previous table)
 High temperature coefficient and non-linearityt


Layout : rectangular "serpentine"

$$\mathbf{R} = \frac{\mathbf{L}}{\mathbf{W}} \mathbf{R}_{\Box} = \frac{\mathbf{L}}{\mathbf{W}} \cdot \frac{\mathbf{\rho}}{\mathbf{x}_{j}}$$

• Estimating the resistance in the corners can be difficult

Well-Diffusion Resistor


- Example shows two long resistors for $K\Omega$ range
- Alternatively, "serpentine" shapes can be used
- Noise problems from the body
 - Substrate bias surrounding the well
 - Substrate bias between the parallel strips



Factors affecting accuracy :


Plastic packages cause a large pressure on the die (= 800 Atm.). It determines a variation of the resistivity.

For <100> material the variation is unisotropic, so the minimum is obtained if the resistance have a 45° orientation.





Wet etching : isotropic (undercut effect) HF for SiO₂ ; H₃PO₄ for Al Δx for polysilicon may be 0.2 – 0.4 µm with standard deviation 0.04 – 0.08 µm. Reactive ion etching (R.I.E.)(plasma etching associated to "bombardment") : anisotropic. Δx for polysilicon is 0.05 µm with standard deviation 0.01 µm




Boundary :


The etching depends on the boundary conditions

MASK more active less active

• Use dummy strips


Side diffusion effect : Contribution of endings






Side Diffusion "widens" R R_□ is not constant with W Impact of R_{cont} depends on relative geometry Best to always use a resistor W that is at least as large as the contact

Interdigitized structure :




MOS Capacitors




(a) MOSFET configured as a capacitor, (b) nonlinear C/V characteristic.

- One of the most dense capacitors available (fF/um²)
- Often used to de-couple DC power supply and bias signals
- Capacitor non-linearity can be important if used in the signal path

Integrated Capacitors





Factor affecting RELATIVE accuracy/matching


 $\left(\frac{\Delta \varepsilon_{\rm ox}}{\varepsilon_{\rm ox}}\right)$


- Oxide damage
- Impurities
- Bias condition
- Bias history (for CVD)
- Stress
- Temperature
 - Grow rate
 - Poly grain size
 - Etching
 - Alignment



$$\left(\frac{\Delta L}{L}\right); \left(\frac{\Delta W}{W}\right)$$

$$\left(\frac{\Delta C}{C}\right)^2 = \left(\frac{\Delta \varepsilon_r}{\varepsilon_r}\right)^2 + \left(\frac{\Delta t_{ox}}{t_{ox}}\right)^2 + \left(\frac{\Delta L}{L}\right)^2 + \left(\frac{\Delta W}{W}\right)^2$$





Note, the absolute C may vary as high as 20% due to process variations

Accuracy of integrated capacitors

Perimeter imperfections effect the total capacitance:

 $C = C_A A$ $A = (x-2\Delta x)(y-2\Delta y)$ $= xy - 2x\Delta y - 2y\Delta x + 4\Delta x \Delta y$ Assuming that $\Delta x = \Delta y = \Delta e$ $A = xy - 2\Delta e(x + y) + 4(\Delta e)^2$ $A \approx xy - 2\Delta e(x + y)$ $\therefore C_e = - 2\Delta e(x + y)$


The relative error is

$$\varepsilon = C_e/C$$

= $-2\Delta e(x + y) / xy$

Then maximize the area and minimize the perimeter → use squares!!!

 C_A = capacitance per unit area



• If we want to match the ratio of two caps C₁ and C₂

$$\frac{C_{1}}{C_{2}} = \frac{C_{1,ideal}(1+e_{1})}{C_{2,ideal}(1+e_{2})}$$

- To minimize the error in the cap ratio, we need to have e₁=e₂. This implies that the Perimeter/Area should be equal.
- Generally, we break up both caps $\rm C_1$ and $\rm C_2$ into square unit caps, $\rm C_u$

$$\begin{array}{c} \mathbf{x}_{u} \\ \hline \mathbf{Unit} \\ \mathbf{Cap} \end{array} \quad \mathbf{x}_{u} \qquad A_{u} = x_{u}^{2}$$

 If both C₁ and C₂ are integer multiples of C_u, then simply use I₁ unit caps for C₁ and I₂ unit caps for C₂

$$\frac{C_1}{C_2} = \frac{I_1 C_u}{I_2 C_u}$$

- If $C_1 = I_1 C_u$ and $C_2 = I_2 C_u + (1+f)C_u$, where *f* is a fraction, then we want the non - unit cap, $C_{nu} = (1+f)C_u$, to have equal $\frac{\text{Perimeter}}{\text{Area}} \text{ as a unit cap.}$
- Why is the non unit cap $(1 + f)C_u$? Because we don't want a cap smaller than the unit cap, or bigger than $2C_u$. Overall, we want to use as many unit caps as possible, but none smaller than C_u .

• How to size C_{nu}? X_{nu} Define $N = 1 + f = \frac{A_{nu}}{A_u} = \frac{x_{nu}y_{nu}}{x_u^2}$ For matching $\frac{P_{nu}}{A_{nu}} = \frac{P_u}{A_u}$ $\frac{P_{nu}}{P_{u}} = \frac{A_{nu}}{A_{u}} = N = \frac{2(x_{nu} + y_{nu})}{4x_{u}}$ $x_{nu} + y_{nu} = 2Nx_u$ From N definition $\Rightarrow x_{nu} = \frac{Nx_u^2}{y_{nu}}$

Plugging this into the previous expression, we can solve for y_{nu}

$$y_{nu}^{2} - 2Nx_{u}y_{nu} + Nx_{u}^{2} = 0$$

$$y_{nu} = x_{u} \left(N \pm \sqrt{N^{2} - N} \right)$$

If you want $y_{nu} > x_{nu}$ choose "+", $y_{nu} < x_{nu}$ choose "-"


• If
$$C_1 = I_1 C_u + (1 + f_1) C_u$$
 and $C_2 = I_2 C_u + (1 + f_2) C_u$
where $N_1 = 1 + f_1$ and $N_2 = 1 + f_2$

$$\begin{aligned} x_{nu1} &= \frac{N_1 x_u^2}{y_{nu1}} & x_{nu2} &= \frac{N_2 x_u^2}{y_{nu2}} \\ y_{nu1} &= x_u \left(N_1 \pm \sqrt{N_1^2 - N_1} \right) & y_{nu2} &= x_u \left(N_2 \pm \sqrt{N_2^2 - N_2} \right) \end{aligned}$$

• Although, generally we have the flexibility to size C_u to set $C_1 = I_1 C_u$


Common Centroid Capacitor Layout


- Unit capacitors are connected in parallel to form a larger capacitance
- Typically the ratio among capacitors is what matters
- The error in one capacitor is proportional to perimeter-area ratio
- •Use dummies for better matching (See Razavi Book, page 752)



Jose Silva-Martinez

Approximate Common Centroid Structure









"Floating" Capacitors

Be aware of parasitic capacitors


Polysilicon-Polysilicon: Bottom plate capacitance is comparable (10-30 %) with the poly-poly capacitance



→ Metal1-Metal2: More clean, but the capacitance per micrometer square is smaller. Good option for very high frequency applications (C~ 0.1-0.3 pF).



CP1, CP2" are very small (1-5 % of C1) CP2' is around 10-50 % of C1




CP2 is very small (1-5 % of C1)

Analog Cell Layout Key Points

- Use transistors with the same orientation
- Minimize S/D contact area by stacking transistors (to reduce parasitic capacitance to substrate)
- Respect symmetries
- Use low resistive paths when current needs to be carried (to avoid parasitic voltage drops)
- Shield critical nodes (to avoid undesired noise injection)
- Include guard rings everywhere; e.g. Substrate/well should not have regions larger than 50 um without guard protections (latchup issues)

Bipolar Transistors – Latchup




- Potential for parasitic BJTs (Vertical PNP and Lateral NPN) to form a positive feedback loop circuit
- If circuit is triggered, due to current injected into substrate, then a large current can be drawn through the circuit and cause damage
- Important to minimize substrate and well resistance with many contacts/guard rings

Stacked Layout for Analog Cells

- Stack of elements with the same width
- Transistors with even number of parts have the source (drain) on both sides of the stack
- Transistors with odd number of parts have the source on one end and the drain on the other. If matching is critical use dummies
- If different transistors share a same node they can be combined in the same stack to share the area of the same node (less parasitics)
- Use superimposed or side by side stacks to integrate the cell

ECEN-474-2009

- •M1 and M2 must match. Layout is interdigitized
- •M3 and M4 must match. M6 must be wider by 4*M3
- •M7 must be 2*M5
- •Layout is an interconnection of 3 stacks; 2 for NMOS and 1 for PMOS
- •Capacitor made by poly-poly



Pay attention to your floor plan! It is critical for minimizing iterations: Identify the critical elements

· • · · · · · ·			· · · · · · · · · · · ·
		· · · · · · · ·	
		vdd	
	w <u>= 24</u>	$w = \frac{1000}{1000}$	· · · · · · ·
	= 2 .	. J ≕ 2	
	МЗ	M.4:	
	· · · [] . · · ·		· · · · · · · · · · · · · · · · · · ·
	· · · └─́┤┼┲──∳	<u>─</u> ∎- - [`] ∎┘ · · · ·	1 ± 2
		· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·
	w = 16u	w = 16u	· · · · • •
	N I V U		🖂 🛛
	i i M1 👖	· · · ·	
<u></u>			
🔄 Ibias 📄 🚬 Vi—		•• Vi+	
	'¬		. <mark>8 5</mark>
l = 2u	1 = 2u		<u>e</u> ∎ (• • • • • • • • • • • • • • • • • •
w <mark>= 8</mark> u	w = 161	J	² i 2 i 1 i 1 i 2 <u>1 i 2 i 2</u> 24 u
- 1 - 1 - 1 - 1 - 1 - 1 - 1 MS	M6		2 M 7 2 M 7
· · · · · · · • <mark>-</mark> · · ·	· · · · · · · ·		<mark>.</mark>
	The second Ly '		
· · · · · · L · · ·	🛉 🗕		<mark>+</mark>
			

	It is the first of the first	n kin î tincî ti akin û nekî û rêne û tinkî ti înkî û akin û akin û akin û	
		an a	
55			

	anat har teret eret traditionet and the teret traditionet reaction to the teret tere to the teret of the teret
Vi Vi bias	

Following slides were provided by some of Dr. Silva's graduate students.

Special thanks to Fabian Silva-Rivas, Venkata Gadde, Marvin Onabajo, Cho-Ying Lu, Raghavendra Kulkarni and Jusung Kim




Figure: Layout of a single stage fully differential amplifier and its CMFB circuit. 1. I/p NMOS diff pair 2. PMOS (Interdigitated) 3. Resistors for V_{CM} 4.Capacitors (Common centroid)







Figure: Layout of a second order Active RC low-pass Filter (Bi-quad)



- 3-bit quantizer in Jazz 0.18µm CMOS technology
- S/H: sample-and-hold circuit that is used to sample the continuous-input signal
- Core: contains matched differential pairs and resistors to create accurate reference levels for the analog-todigital conversion
- Latches: store the output bits; provide interface to digital circuitry with rail-to-rail voltage levels




- High-speed D-Flip-Flop in Jazz 0.18µm CMOS technology
- Resolves a small differential input with $10mV < V_{p-p} < 150mV$ in less than 360ps
- Provides digital output (differential, rail-to-rail) clocked at 400MHz
- The sensitive input stage (1st differential pair) has a separate "analog" supply line to isolate it from the noise on the supply line caused by switching of digital circuitry




Design example (industrial quality): Simplest OTA

ECEN-474-2009



Overall amplifier: Have a look on the guard rings and additional well!




BIAS: you may be able to see the dummies, symmetry and S/D connections


Jose S ECEN-474-2009

From downstairs

Differential pair



ECEN-474-2009



Jose S

Details on the P-type current mirrors

Q-value of Spiral Inductors in CMOS Process

Most of the following slides were taken from

Seminar by: Park, Sang Wook


TAMU, 2003

What is Q?


 $Q \equiv \omega \frac{\text{energy stored}}{\text{average power dissipated}}$

Simple Inductor Model: $-M_s R_s Q = \frac{\omega L_s}{R_s}$


Integrated Spiral Inductor "Pi" Model



De-Embedding




Equivalent Circuit & Calculation




Equivalent Circuit

Parameter Calculation

Layout & Structure





Shape & Radius



[•] Radius : 60 > 30


PGS (Patterned Ground Shield) material






PGS : Poly > Nwell > none > Metal1

GS (Ground Shield) type








• Stack : M6 > M5/6 > M4/5/6 > M3/4/5/6


TAMU Mixed-Signal Research Chip

 A 10 Gb/s Hybrid ADC-Based Receiver w/ Embedded Analog and Per-Symbol Dynamically Enabled Digital Equalization



- 10GS/s asynchronous SAR ADC with embedded 3-tap FFE
- Digital equalizer with 4-tap FFE and 3-tap DFE
- Fabricated in GP 65nm CMOS





A. Shafik et al, "A 10Gb/s Hybrid ADC-Based Receiver with Embedded 3-Tap Analog FFE and Dynamically-Enabled Digital Equalization in 65nm CMOS," ISSCC 2015.

A. Shafik et al, "A 10 Gb/s Hybrid ADC-Based Receiver With Embedded Analog and Per-Symbol Dynamically Enabled Digital Equalization," JSSC 2016. 77

Next Time

Current Mirrors