

Unit 13

Sequential Logic Constructs

School of Engineering

13.2

Learning Outcomes

- I understand the difference between levelsensitive and edge-sensitive
- I understand how to create an edge-triggered FF from 2 latches




How sequential building blocks work

LATCHES AND FLIP-FLOPS

13.4

School of Engineering

- Suppose we want to build a 4-bit counter which produces a 4-bit output Q whose value increases by 1 every time period
- Possible solution: Route the outputs back to the inputs so we can add 1 to the current counter value (i.e. Q+1)



- Suppose we want to build a 4-bit counter which produces a 4bit output Z whose value increases by 1 every time period
- Possible solution: Route the outputs back to the inputs so we can add 1 to the current counter value (i.e. Q+1)
- Problem 1: No way to initialize sum
- Problem 2: Outputs can race around to inputs with different delays leading to arbitrary output values

1 - Q0 S0 A0 A1 A2 1 - Q1 S1 A3 4-bit Adder 0 - Q2 S2 B0 Β1 0 B2 _ Q3 S3 Β3 (fastest) (slowest)

Possible Solution


13.5

School of Engineering

13.6


School of Engineering

 Add logic at outputs to help initialize the output AND to synchronize and hold the output until we are ready to update to the next value






- Q should only update once per clock cycle (time unit)
- That is why we will use a register (flip-flops) to ensure the outputs can only update once per cycle



13.8

School of Engineering


- The Reset (aka Clear) input on the register will cause Q to be initialized to 0, but then Q can't change until the next positive edge
- That means we will just keep adding 0 + 1 = 1



13.9

School of Engineering


- At the edge the flip-flops will sample the D inputs and then remember 1 until the next positive edge
- The adder will then add 1+1=2



During this time the adder outputs are still being computed and the outputs may be arbitrary.



• The register will capture the adder output on each clock edge





- But how do flip-flops work?
- Our first goal will be to design a circuit that can remember one bit of information
- Easiest approach...


But how do you change the input?
A signal should only have one driver

D-Latches

13.12

School of Engineering

- The primary building block of sequential logic is a D-Latch
- D-Latches (Data latches) store/remember/hold data when the clock is low (CLK=0) and pass data when the clock is high (CLK=1)







School of Engineering

Transparent & Hold Mode of D-Latches

 The D-Latch operates in either transparent or hold mode based on the clock value




Function Table Description of D-Latch




D-Latches

Hold Mode



С	D	Q	Q'	
0	х	Q_0	Q ₀ '	
1	0	0	1	
1	1	1	0	

Hold Mode Transparent Mode



School of Engineering


13.14


USC Viterbi (13.15)

School of Engineering


D-Latches

Hold Mode






Hold Mode Transparent Mode






• What if we put D-Latches at the outputs






- Since the clock starts off low, the outputs of the latches can't change and just hold at 0
 - So far, so good. There is no uncontrolled feedback loop






 When the clock goes high the D input is allowed to pass to Q which then loops back with the same arbitrary timing discussed earlier






• When the clock goes low again, the outputs will stop changing but the value we are storing may be **arbitrary**





- Latches clearly don't work
- The goal should be to get one change of the outputs per clock period






BUILDING A FLIP FLOP




School of Engineering

Building an Edge-Triggered Device

- We generally build FFs from latches
- To build a device that can only change at 1 instant (clock edge) we can:
 - Try to only enable 1 latch for a small instant in time
 - Use two latches running on opposite clock phases








Leader-Follower D-FF


- To build an edge-triggered D-FF we can use two D-Latches
 - The configuration below forms a negative-edge triggered FF



These 2 latches form a flip-flop




Complete the Waveform





Leader-Follower D-FF

• To implement a positive edge-triggered D-FF change the clock inversion








School of Engineering


USC Viterbi

Flip-Flops vs. Latches

Latches


- Asynchronous
- Clock/Enable input
- Level Sensitive
 - Action of the device is dependent on the **level** of the clock
 - Outputs can change anytime
 Clock = 1





Flip-Flops


- Synchronous
- Clock Input
- **Edge** Sensitive
 - Outputs change only on the positive (negative) edges





Flip-Flops

• Change D Latches to D Flip-Flops







Flip-Flops

• To indicate negative-edge triggered use a bubble in front of the clock input

Positive-Edge Triggered D-FF



No bubble indicates positive-edge triggered Negative-Edge Triggered D-FF



Bubble indicates negative-edge triggered

Notation

• To show that Q remembers its value we can put it in the past tense:

 $-Q = Q_0$ (Current Value of Q = Old Value of Q)

• OR put it in the future tense

 $-Q_{\uparrow}^{*} = Q$ (Next Value of Q = Current Value of Q)

Indicates "next-value"

of Q

С	D	Q	Q'
0	Х	Q_0	Q ₀ '
1	0	0	1
1	1	1	0

Current Value = Old Value

С	D	Q*	Q'*
0	Х	Q	Q'
1	0	0	1
1	1	1	0


Next Value = Current Value





School of Engineering

Positive-Edge Triggered D-FF




Q only samples D at the positive edges and then holds that value until the next edge



School of Engineering

Negative-Edge Triggered D-FF




Q only samples D at the negative edges and then holds that value until the next edge



D FF Example

• Assume positive edge-triggered FF






INITIALIZING OUTPUTS

School of Engineering

Initializing Outputs

- Need to be able to initialize Q to a _____ value (0 or 1)
- FF inputs are often connected to logic that will produce values after initialization
- Two ______ are often included: (PRE)SET and CLEAR




When CLEAR = on Q*=____ When SET = on Q*=___ When NEITHER are on _____ FF operation

Note: CLR and SET have over normal FF inputs

Initializing Outputs

School of Engineering


- To help us initialize our FF's use a RESET signal
 - Generally produced for us and given along with CLK
- It starts at Active (1) when power _____ and then goes to Inactive (0) for the _____
- When it's active, use it to initialize the FF's and then it will go inactive for the rest of time and the FF's will work based on their inputs





Initializing Outputs


- Suppose we want our FF to initialize to 0 when the power turns on
 - Connect _____ to the CLR input
 - Connect _____ to the SET input





Implementing an Initial State


- When RESET is activated: Q's initialize to 0
- When RESET is deactivated: Q's look at the D inputs






Synchronous vs. Asynchronous

- The new preset and clear inputs can be built to be *synchronous* or *asynchronous*
- These terms refer to when the initialization takes place
 - Asynchronous...initialize as soon as signal is activated
 - Synchronous...initialize at clock edge








Implementing SET and CLEAR

- Synchronous set and clear can be implemented through adding additional gates in front of the input
- Asynchronous set and clear are a bit more complicated due to their asynchronous nature and are not covered in this class




Implementation of SYNCHRONOUS SET and CLEAR



Set / Clear Example

 Complete the waveform for a D-FF with asynchronous SET and CLR



REGISTERS AND REGISTERS WITH ENABLES

Groups of flip-flops




School of Engineering

Registers

- Registers are simply collections of flipflops (n-bit register = n flip flops) that have a common clock and reset signal
- Registers in HW are analogous to variables in SW (used to store a value)
- Can use an asynchronous or synchronous "reset" to force the flipflops to 0's
 - Which is shown in the table below? Synch.

CLK	RST	D _i	Q _i *
1,0	Х	Х	Q _i
↑	1	Х	0
↑	0	0	0
↑ ↑	0	1	1



13.43


School of Engineering

4-bit Register



Register Operation (and a Problem)


- The value on the D input is sampled at the clock edge and passed to the Q output and holds until the next clock edge
- Feature/Problem: Register saves data on EVERY edge
 - Often we want the ability to save on one edge and then keep that value for many more cycles



4-bit Register – On clock edge, D is passed to Q

Solution

- Registers (D-FF's) will sample the D bit every clock edge and pass it to Q
- Sometimes we may want to hold the value of Q and ignore D even at a clock edge
- We can add an enable input and some logic in front of the D-FF to accomplish this



13.45

School of Engineering

FF with Data Enable (Always clocks, but selectively chooses old value, Q, or new value D)


CLK	RST	EN	D _i	Q _i *
0,1	Х	Х	Х	Q _i
↑	1	Х	Х	0
↑	0	0	Х	Q _i
↑	0	1	0	0
↑	0	1	1	1

USC Viterbi


School of Engineering

Registers w/ Enables

- When EN=0, Q value is passed back to the input and thus Q will maintain its value at the next clock edge
- When EN=1, D value is passed to the input and thus Q can change at the edge based on D



When EN=0, Q is recycled back to the input




When EN=1, D input is passed to FF input

4-bit Register w/ Data (Load) Enable

- Registers (D-FF's) will sample the D bit every clock edge and pass it to Q
- Sometimes we may want to hold the value of Q and ignore D even at a clock edge
- We can add an enable input and some logic in front of the D-FF to accomplish this

CLK	RST	EN	D _i	Q _i *
0,1	Х	Х	Х	Q _i
↑	1	Х	Х	0
↑	0	0	Х	Q _i
↑	0	1	0	0
↑	0	1	1	1



13.47


School of Engineering

4-bit register with 4-bit wide 2-to-1 mux in front of the D inputs



Registers w/ Enables

- The D value is sampled at the clock edge only if the enable is active
- Otherwise the current Q value is maintained






COUNTERS

Counters

- Count (Add 1 to Q) at each clock edge
 - Up Counter: $Q^* = Q + 1$
 - Can also build a down counter as well ($Q^* = Q - 1$)
- Standard counter components include other features
 - Resets: Reset count to 0
 - Count Enables (CE): Will not count at edge if CE=0
 - Data Load Inputs: Can initialize count to a value D (i.e. Q* = D rather than Q+1)






USC Viterbi (13.51) School of Engineering

Sample 4-bit Counter

- 4-bit Up Counter
 - RST: synchronous reset input
 - LD and D_i inputs: loads
 Q with D when LD is active
 - CE: Count Enable
 - Must be active for the counter to count up




CLK	RST	LD	CE	Q*
0,1	Х	Х	Х	Q
11	1	Х	Х	0
↑ ↑	0	1	Х	D[3:0]
↑ ↑	0	0	1	Q+1
11	0	0	0	Q




Counter Design


• Sketch the design of the 4-bit counter presented on the previous slides






Counters







Counter Exercise




Shift Register

13.55

School of Engineering

- A shift register is a device that acts as a 'queue' or 'FIFO' (First-in, First-Out).
- It can store n bits and each bit moves one step forward each clock cycle
 - One bit comes in the overall input per clock
 - One bit 'falls out' the output per clock






School of Engineering

Sample Shift Register

- Shift registers come in many flavors, we'll just look at one example
- 4-bit Bi-directional Shift Register
 - RST: synchronous reset
 - S[1:0]: Hold, Right Shift, Left
 Shift, or Load
 - DSL and DSR
 - Data to shift in from left or right




CLK	RST	S1	S 0	Q*[3:0]	(case)
0,1	Х	Х	Х	Q[3:0]	
↑ ↑	1	Х	Х	0000	Reset
↑ ↑	0	0	0	Q[3:0]	Hold
↑	0	0	1	D _{SR} ,Q[3:1]	Right
↑ ↑	0	1	0	Q[2:0],D _{SL}	Left
↑ ↑	0	1	1	D[0:3]	Load



School of Engineering

Shift Registers




Shift Register

13.58

School of Engineering


• Can we build a shift register from latches?



USC Viterbi

Shift Register


• Can we build a shift register from flip-flops?



use <u>flip-flops</u> (not latches or bistables)!

School of Engineering

13.60



Go back to step 1

•

Exercise 2

13.61

School of Engineering

• Complete the waveform for the ouput of the 3 registers: X, Y, Z

