

ASIC Tutorial

0.25u TSMC Technology

- Load and Initialize the design / libraries
- Pre-placement (of big blocks - mem, cpu, etc)
- Power routing
- Placement
- Clock tree insertion
- optFanout– Sizing and first route - Repeat
- Wroute
- Fill
- Final Checks - Timing

IO file for wirebond design

- Describes the location of each IO
- East, West, South, North specification
- Corners added to netlist without ports
- IO Fill not added to netlist, only IO file
- Bottom left as origin – each side starts low
- 2 corners, N IO and Fill on one side must equal the length of the side of the die
 - 6 85u IO, 2 315 corners = $510 + 630 = 1140u$
 - IO Filler must make up the difference
 - IO Filler maintain continuity the 3 IO power rings

```
#####
# Silicon Perspective, A Cadence Company      #
# FirstEncounter IO Assignment               #
#####
Version: 2
Pad: PCORNER_SE SE
Pad: PCORNER_SW SW
Pad: PCORNER_NW NW
Pad: PCORNER_NE NE

Pad: PFILLN01 n PFEED35
Pad: PFILLN02 n PFEED35
Pad: PFILLN03 n PFEED35
Pad: PFILLN04 n PFEED35
Pad: PFILLN05 n PFEED35
Pad: PFILLN06 n PFEED35
Pad: PFILLN07 n PFEED35
Pad: PFILLN08 n PFEED20
Pad: chip_io_adc_sclk_discharge N
Pad: PFILLN11 n PFEED35
Pad: PFILLN12 n PFEED35
Pad: PFILLN13 n PFEED35
Pad: PFILLN14 n PFEED35
Pad: PFILLN15 n PFEED35
Pad: PFILLN16 n PFEED35
Pad: PFILLN17 n PFEED35
Pad: PFILLN18 n PFEED20
Pad: chip_io_debug_clk_out N
Pad: PFILLN21 n PFEED35
Pad: PFILLN22 n PFEED35
.
```

CONFIG FILE

- Describes basic config of libraries and design
- Basic Floorplanning – die size, etc

```
#####
#           #
# FirstEncounter Input configuration file   #
#           #
#####
global rda_Input

set USER          /users/eesunz/faculty/cdsemac
set LIBRARY       $USER/xlsynergy/libraries_25TSMC
set TECH          $LIBRARY/aci/sc
set IO            $LIBRARY/new_fe_n/TSMCHOME/digital
set NETLIST        $USER/xlsynergy/integration/netlist
set MEMORIES      $USER/xlsynergy/memories_25TSMC
```

Timing File (const.sdc)

- Describes the timing of the design
- At minimum, needs to identify and provide frequency for all clocks
- Sets False Paths / multi-cycle paths
- Sets IO timing – arrival times

Timing File (const.sdc)


- ```
#!/*****
```
- ```
# * Timing constraint file in SDC format
```
- ```
*****/
```
- ```
create_clock -name refclk -period 33.3000      -waveform { 0.0000 16.6500}      [get_pins {i_3297/Y}]
```
- ```
create_clock -name refclk_fast -period 5.0000 -waveform { 0.0000 2.5000} [get_pins {i_3283/Y}]
```
- ```
create_clock -name refclk_jtag -period 100.0000    -waveform { 0.0000 50.0000}     [get_ports {jtag_tck_pad}]
```
- ```
set_false_path -from [get_ports {debug_mode_pad}]
```
- ```
set_false_path -from [get_ports {clk_select_pad}]
```
- ```
set_false_path -from [get_ports {adc_select_pad}]
```
- ```
set_false_path -from [get_clocks {refclk_jtag}] -to [get_clocks {refclk}]
```
- ```
set_false_path -from [get_clocks {refclk}] -to [get_clocks {refclk_jtag}]
```
- ```
set_false_path -from [get_clocks {refclk_fast}] -to [get_clocks {refclk}]
```
- ```
set_false_path -from [get_clocks {refclk}] -to [get_clocks {refclk_fast}]
```
- ```
set_false_path -from [get_clocks {refclk_fast}] -to [get_clocks {refclk_jtag}]
```
- ```
set_false_path -from [get_clocks {refclk_jtag}] -to [get_clocks {refclk_fast}]
```
- ```
set_input_delay -max -clock refclk 5.0000 {*}}
```
- ```
set_input_delay -min -clock refclk 0.0000 {*}}
```
- ```
set_drive 0.0000 [get_ports {*}]
```
- ```
set_load -pin_load 0.0000 [get_ports {*}]
```
- ```
set_output_delay -min -clock refclk 0.0000 {*}}
```
- ```
set_output_delay -max -clock refclk 5.0000 {*}}
```





Design is: Not

## Tools



All  
Module  
Black Box  
Fence  
Guide  
Obstruc  
Region  
Screen  
Instance  
Net  
SNet  
Pin  
Ruler  
VConge  
HConge  
Text


bash-2.05b\$ encounter

Couple of hints:

Left mouse button - select


Middle button - pan view

Right button - zoom to square



Q

(-0.156, 0.134)



Design  
-> import

Load config

Design is: Not in Memory

All Colors

V S

| Module    | V | S |
|-----------|---|---|
| Black Box | █ | █ |
| Fence     | █ | █ |
| Guide     | █ | █ |
| Obstruct  | █ | █ |
| Region    | █ | █ |
| Screen    | █ | █ |
| Instance  | █ | █ |
| Net       | █ | █ |
| SNet      | █ | █ |
| Pin       | █ | █ |
| Ruler     | █ | █ |
| VCongest  | █ | █ |
| HCongest  | █ | █ |
| Text      | █ | █ |

Terminal  
Design Import



Q


(

0.133,

0.011)

Thu Dec 14  
1:42 PM





Global Net Connections

Connection List

- PIN:PVSS3DG:VSS:All
- PIN:PVDD1DG:VDD:All
- NET:TIEHI:All
- NET:TIELO:All
- PIN:chip\_core\_ac\_RA1SD\_4096x12\_wrapper\_memory4096x12.VDI
- PIN:chip\_core\_ac\_RA1SD\_4096x12\_wrapper\_memory4096x12.VSS

Power Ground Connection

Connect

- Pins: VSS In Instances: PVSS3DG
- Nets:
- Tie High
- Tie Low

Scope

- Under Module: [ ]
- Under Region: llx: 0.0 lly: 0.0 urx: 0.0 ury: 0.0
- Apply All


To Global Net: VSS

Override prior connection

Add to List      Update      Delete

Apply      Check      Reset      Close      Help

Q 1( 2302.810, 1205.810)




Terminal  
Add Stripes





Thu Dec 14  
3:47 PM

The University of Texas at El Paso









Encounter - /users/eesunz/drmacdonald/version1/integration/chingon/tutorial\_run - Top Cell: (chip\_top)

Design FlipChip Partition Floorplan Place Clock Route Timing SI Power Verify Tools Help

Add Stripes

In Memory All Colors V S

Module Back Box Fence Guide Obstruct Region Screen Instance Net Congest Congest Ext

Basic Advanced Via Generation

Stripe Breaking

- Break stripes at block rings
- Break stripes over selected blocks
- Break stripes that overlap same direction/different net ring pins
- Merge with rings if spacing less than: 0.8

Stripe Jogging

- Switch layer to make pad/core connection
- Switch layer to make block ring connection
- Jog stripes to align with same net same direction wires/pins
- Jog stripe to make block ring connection

Row and Boundary Handling

- Allow stripes over rows
  - Route over rows only

Extend to:

- Do not extend
- Design boundary
- Pad pin or first pad ring
- Pad pin or last pad ring
- Specified stripe area

Specify area

X1: 0 Y1: 0  
X2: 0 Y2: 0

Snap wire center to routing grid: None

Ok Variables Apply Cancel Defaults Help


PVDD1DG

Inst: chip\_io\_test\_out

Terminal


Q 1( 2016.806, 171.495)

Thu Dec 14 3:50 PM




The University of Texas at El Paso








The University of Texas at El Paso





























The University of Texas at El Paso






Repeat command  
until no new  
instances are added.








The University of Texas at El Paso














Antenna refers to a potential process problem. When plasma etching metal lines, long metal structures will build up charge. A metal line connected to a gate only will “pop” the oxide. Tying a metal line to a drain or antenna diode fixes the problem, but better solution is job line to break continuity.



Two signals running in parallel for a long time, build a parasitic capacitance between them. If one (the aggressor) switches, the other (quiet net) can temporarily jump or if switching can be slowed down due to noise-induced delay.


Solution? Spread wires when possible and shield important nets like clocks and asynchronous resets.






The University of Texas at El Paso





addFiller puts continuity blocks in the circuit rows.



Extract RCs and run timing with physical information.  
Setup and holds / best case and worst case corners.