

ASIC Tutorial

0.25u TSMC Technology

- Load and Initialize the design / libraries
- Pre-placement (of big blocks - mem, cpu, etc)
- Power routing
- Placement
- Clock tree insertion
- optFanout– Sizing and first route - Repeat
- Wroute
- Fill
- Final Checks - Timing



IO file for wirebond design

- Describes the location of each IO
- East, West, South, North specification
- Corners added to netlist without ports
- IO Fill not added to netlist, only IO file
- Bottom left as origin – each side starts low
- 2 corners, N IO and Fill on one side must equal the length of the side of the die
 - 6 85u IO, 2 315 corners = 510 + 630 = 1140u
 - IO Filler must make up the difference
 - IO Filler maintain continuity the 3 IO power rings



```
#####  
# Silicon Perspective, A Cadence Company      #  
# FirstEncounter IO Assignment              #  
#####
```

Version: 2

Pad: PCORNER_SE SE

Pad: PCORNER_SW SW

Pad: PCORNER_NW NW

Pad: PCORNER_NE NE

Pad: PFILLN01 n PFEED35

Pad: PFILLN02 n PFEED35

Pad: PFILLN03 n PFEED35

Pad: PFILLN04 n PFEED35

Pad: PFILLN05 n PFEED35

Pad: PFILLN06 n PFEED35

Pad: PFILLN07 n PFEED35

Pad: PFILLN08 n PFEED20

Pad: chip_io_adc_sclk_discharge N

Pad: PFILLN11 n PFEED35

Pad: PFILLN12 n PFEED35

Pad: PFILLN13 n PFEED35

Pad: PFILLN14 n PFEED35

Pad: PFILLN15 n PFEED35

Pad: PFILLN16 n PFEED35

Pad: PFILLN17 n PFEED35

Pad: PFILLN18 n PFEED20

Pad: chip_io_debug_clk_out N

Pad: PFILLN21 n PFEED35

Pad: PFILLN22 n PFEED35

.
.
.



CONFIG FILE

- _ Describes basic config of libraries and design
- _ Basic Floorplanning – die size, etc

```
######  
#                               #  
# FirstEncounter Input configuration file  #  
#                               #  
#####  
global rda_Input  
  
set USER          /users/eesunz/faculty/cdsemac  
set LIBRARY       $USER/xlsynergy/libraries_25TSMC  
set TECH          $LIBRARY/aci/sc  
set IO            $LIBRARY/new_fe_n/TSMCHOME/digital  
set NETLIST       $USER/xlsynergy/integration/netlist  
set MEMORIES      $USER/xlsynergy/memories_25TSMC  
.  
.
```



Timing File (const.sdc)

- Describes the timing of the design
- At minimum, needs to identify and provide frequency for all clocks
- Sets False Paths / multi-cycle paths
- Sets IO timing – arrival times


Timing File (const.sdc)

- `#!/*****`
- `# * Timing constraint file in SDC format`
- `# *****/`
- `create_clock -name refclk -period 33.3000 -waveform { 0.0000 16.6500} [get_pins {i_3297/Y}]`
- `create_clock -name refclk_fast -period 5.0000 -waveform { 0.0000 2.5000} [get_pins {i_3283/Y}]`
- `create_clock -name refclk_jtag -period 100.0000 -waveform { 0.0000 50.0000} [get_ports {jtag_tck_pad}]`

- `set_false_path -from [get_ports {debug_mode_pad}]`
- `set_false_path -from [get_ports {clk_select_pad}]`
- `set_false_path -from [get_ports {adc_select_pad}]`
- `set_false_path -from [get_clocks {refclk_jtag}] -to [get_clocks {refclk}]`
- `set_false_path -from [get_clocks {refclk}] -to [get_clocks {refclk_jtag}]`
- `set_false_path -from [get_clocks {refclk_fast}] -to [get_clocks {refclk}]`
- `set_false_path -from [get_clocks {refclk}] -to [get_clocks {refclk_fast}]`
- `set_false_path -from [get_clocks {refclk_fast}] -to [get_clocks {refclk_jtag}]`
- `set_false_path -from [get_clocks {refclk_jtag}] -to [get_clocks {refclk_fast}]`

- `set_input_delay -max -clock refclk 5.0000 {*}`
- `set_input_delay -min -clock refclk 0.0000 {*}`
- `set_drive 0.0000 [get_ports {*}]`
- `set_load -pin_load 0.0000 [get_ports {*}]`
- `set_output_delay -min -clock refclk 0.0000 {*}`
- `set_output_delay -max -clock refclk 5.0000 {*}`





bash-2.05b\$ encounter

Couple of hints:

Left mouse button - select

Middle button - pan view

Right button - zoom to square

Design is: Not

- AI
- Module
- Black B
- Fence
- Guide
- Obstruc
- Region
- Screen
- Instanc
- Net
- SNet
- Pin
- Ruler
- VConge
- HConge
- Text

Q (-0.156, 0.134)

Tools

Views

Design
-> import

Design Import

Design Core Spec Defaults Timing Power Misc.

Netlist:

Verilog Files: /users/eesunz/faculty/cdsemac/xl ...

ILM Files: ...

Top Cell: Auto Assign By User: chip_top

Technology Information/Physical Libraries:

LEF Files: \n ...

FE Technology Files: ...

Std. Cell Libraries: ...

Block Cell Libraries: ...

IO Cell Libraries: ...

AreaIO Cell Libraries: ...

Black Box Libraries: ...

Timing Libraries:

Max Timing Libraries: /users/eesunz/faculty/c ...

Min Timing Libraries: /users/eesunz/faculty/c ...

Common Timing Libraries: ...

Stamp Model Definitions: ...

Stamp Model Data: ...

Buffer Name/Footprint: buf

Delay Name/Footprint: buf

Inverter Name/Footprint: inv

Generate Footprint Based on Functional Equivalence

IO Information:

IO Assignment File: config/chingon.io

OK Save... Load... Cancel Help

Load config

All Colors

V S

Module

Black Box

Fence

Guide

Obstruct

Region

Screen

Instance

Net

SNet


Pin


Ruler

VCongest

HCongest

Text





- Module
- Black B...
- Fence
- Guide
- Obstruc...
- Region
- Screen
- Instanc...
- Net
- SNet
- Pin
- Ruler
- VConge...
- HConge...
- Text

Encounter - /users/eesunz/drmacdonald/version1/integration/chingon/tutorial

Design FlipChip Partition Floorplan Place Clock Route Timing

Tools

Views

Inst: PFILLN46

Global Net Connections

Connection List

PIN:PVSS3DG.VSS:Modu

Power Ground Connection

Connect

◆ Pins: VSS In Instances: PVSS3DG

◆ Nets:

◆ Tie High

◆ Tie Low

Scope

◆ Under Module:

◆ Under Region: llx: 0.0 lly: 0.0 urx: 0.0 ury: 0.0

◆ Apply All

To Global Net: VSS

Override prior connection

Add to List Update Delete

Apply Check Reset Close Help

PVDD1DG

HCongest

Text

Power ->
global net connections

Associate pins on macros with global nets like VDD and VSS. OVDD is hidden in IO ring and not used in logic.

1 (1914.942, 2729.856)

Encounter - /users/eesunz/drmacdonald/version1/integration/chingon/tutorial_run - Top Cell: (chip_top)

Global Net Connections

Connection List

- PIN:PVSS3DG.VSS:All
- PIN:PVDD1DG.VDD:All
- NET:TIEHI:All
- NET:TIELO:All
- PIN:chip_core_ac_RA1SD_4096x12_wrapper_memory4096x12.VDI
- PIN:chip_core_ac_RA1SD_4096x12_wrapper_memory4096x12.VSS

Power Ground Connection

Connect

Pins: VSS In Instances: PVSS3DG

Nets:

Tie High

Tie Low

Scope

Under Module:

Under Region: lx: 0.0 lly: 0.0 urx: 0.0 ury: 0.0


Apply All

To Global Net: VSS

Override prior connection

Add to List Update Delete

Apply Check Reset Close Help



Q 1 (2302.810, 1205.810)

Encounter - /users/eesunz/drmacdonald/version1/integration/chingon/tutorial_run - Top Cell: (chip_top)

Edit Block Halo

Top: 20 um
Bottom: 20 um
Left: 20 um
Right: 20 um

From Instance Box

Remove Block Halo

OK Apply Cancel Help

Clock Route Timing SI Power Verify Tools

Design is: In Memory

All Colors

	V	S
Module		
Black Box		
Fence		
Guide		
Obstruct		
Region		
Screen		
Instance		
Net		
SNet		
Pin		
Ruler		
VCongest		<input type="checkbox"/>
HCongest		<input type="checkbox"/>
Text		

PVDD1DG


Step only need for blocks like SRAM, CPU, PLLs and OSC amps.

1 (38.288, 3133.395)

Terminal Encouter - /users/eesunz/drmacdonald/versic Add Stripes Edit Block Halo

Thu Dec 14 3:47 PM





Add Rings

Basic | **Advanced** | Via Generation

Net(s): VSS VDD

Ring Type

- Core Ring(s) contouring:
 - Around core boundary Along I/O boundary
 - Exclude selected objects
- Block ring(s) around
 - Each block
 - Each reef
 - Selected power domain/fences/reefs
 - Each selected block and/or group of core rows
 - Clusters of selected blocks and/or groups of core rows
 - With shared ring edges
- User defined coordinates

Core ring Block ring


Ring Configuration

	Top:	Bottom:	Left:	Right:
Layer:	METAL4	METAL4	METAL5	METAL5
Width:	20	20	20	20
Spacing:	5	5	5	5
Offset:	<input checked="" type="checkbox"/> Center in channel <input type="checkbox"/> Specify			
	0.8	0.8	0.8	0.8


Wire Group

- Use wire group
- Interleaving
- Number of bits:

Tools



Views



All Colors

Category	Color
Module	Light Green
Black Box	Dark Green
Fence	Orange
Guide	Pink
Obstruct	Red
Region	Light Orange
Screen	Light Pink
Instance	Cyan
Net	Blue
SNet	White
Pin	Yellow
Ruler	Yellow
VCongest	Dark Blue
HCongest	Dark Blue
Text	White

Encounter - /users/eesunz/drmacdonald/version1/integration/chingon/tutorial_run - Top Cell: (chip_top)

Design Flip Chip Partition Floorplan Place Clock Route Timing SI Power Verify Tools Help

Tools

Views

PVDD1DG

Add Stripes

Basic Advanced Via Generation

Set Configuration

Net(s): VSS VDD

Layer: METAL5

Direction: Vertical Horizontal

Width: 5

Spacing: 0.46

Set Pattern

Set-to-set distance: 100

Number of sets: 30

Stripe Offset Boundary

Selected power domain/fence

Relative from core or area:

X from left: 0

X from right: 0

Y from top: 0

Y from bottom: 0

Absolute locations:

Start (X): 0

Stop (X): 0

Start (Y): 0

Stop (Y): 0

Wire Group

Use wire group

Interleaving

Number of bits: 0

Q 1 (1436.963, 2330.235)

Terminal Encounter - /users/eesunz/drmacdonald/versic Add Stripes Thu Dec 14 3:48 PM

Encounter - /users/eesunz/drmacdonald/version1/integration/chingon/tutorial_run - Top Cell: (chip_top)

Design FlipChip Partition Floorplan Place Clock Route Timing SI Power Verify Tools

Tools

Views

PVDD1DG

Add Stripes

Basic Advanced Via Generation

Stripe Breaking

- Break stripes at block rings
- Break stripes over selected blocks
- Break stripes that overlap same direction/different net ring pins
- Merge with rings if spacing less than: 0.8

Stripe Jogging

- Switch layer to make pad/core connection
- Switch layer to make block ring connection
- Jog stripes to align with same net same direction wires/pins
- Jog stripe to make block ring connection

Row and Boundary Handling

- Allow stripes over rows
 - Route over rows only

Extend to:

- Do not extend
- Design boundary Create pins
- Pad pin or first pad ring
- Pad pin or last pad ring
- Specified stripe area

Specify area

X1: Y1:
 X2: Y2:

Snap wire center to routing grid:

Inst: chip_io_test_out

1 (2016.806, 171.495)


Terminal


Encounter - /users/eesunz/drmacdonald/versic

Add Stripes

Thu Dec 14 3:50 PM







SRoute

Basic | Advanced | Via Generation

Net(s):

Route:

- Block pins
- Pad pins
- Pad rings
- Standard cell pins
- Stripes (unconnected)
- Level shifter pins

Net(s):

Routing Control

Layer Change Control

Top layer: Bottom layer:

- Straight connections and allow jogging**
 - Prefer straight with layer change
 - Prefer different layer jog
 - Prefer same layer jog
- Straight connections only**
 - DRC clean
 - Allow layer change
- Same layer routing only**

Area

X1: Y1:

X2: Y2:

Connect to target inside the area only

Delete existing routes

Generate progress messages

Extra config file

Design is:

All Colors

V S

Instance	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Net	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
SNet	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Rout Blkg	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Plac Blkg	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Cell Blkg	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Congestion	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Pref Track	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
NPref Track	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
GCell	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Inst Pin	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Row	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Metal Fill	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Layers			
Metal0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Metal1	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Metal2	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Metal3	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Metal4	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Metal5	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
V01	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
V12	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
V23	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
V34	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
V45	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Q 1 (1954.046, 2328.170)



Place

Placement Effort Level

- Prototyping
- Low Effort
- Medium Effort
- High Effort


Timing Driven

Save New Netlist to

Ignore Scan Connection

Ignore Spare Cell Connection

Save Placement to




All Colors

Instance		
Net		
SNet		
Rout Blkg		
Plac Blkg		
Cell Blkg		
Congestion	<input type="checkbox"/>	<input type="checkbox"/>
Pref Track	<input type="checkbox"/>	<input type="checkbox"/>
NPref Track	<input type="checkbox"/>	<input type="checkbox"/>
GCell		<input type="checkbox"/>
Inst Pin		
Row		
Metal Fill		
Layers		
Metal0		
Metal1		
Metal2		
Metal3		
Metal4		
Metal5		
V01		
V12		
V23		
V34		
V45		

Tools


Views



All Colors

Instance		
Net		
SNet		
Rout Blkg		
Plac Blkg		
Cell Blkg		
Congestion		
Pref Track		
NPref Track		
GCell		
Inst Pin		
Row		
Metal Fill		
Layers	<input type="checkbox"/>	
Metal0		
Metal1		
Metal2		
Metal3		
Metal4		
Metal5		
V01		
V12		
V23		
V34		
V45		

Q 1(1471.348, 2386.746)



Specify Clock Tree



Specification Selection

Clock Tree File:

OK Apply Cancel Help

Design is: **Placed**

Views



All Colors

Instance

Net

SNet

Rout Blkg

Plac Blkg

Cell Blkg

Congestion

Pref Track

NPref Track

GCell

Inst Pin

Row

Metal Fill

Layers

Metal0

Metal1

Metal2

Metal3

Metal4

Metal5

V01

V12

V23

V34

V45

Q (1377.776, 2524.784)

Synthesize Clock Tree


Clock Tree Synthesis

- Set Added Clock Buffers as Fixed
- Handle Clock Crossover and Reconvergence

Clock Tree Results

- Save Netlist
- Save Placement
- Save Clock Tree Synthesis Report
- Save Clock Tree Routing Guide
- Save Clock Tree Macro Model
- Save Clock Nets

Result Directory:
Base File Name:



Encounter - /users/eesunz/faculty/cdsemac/EE5375/integration - Top Cell: (chip_top)

Synthesize Clock Tree

Clock Tree Synthesis

- Set Added Clock Buffers as Fixed
- Handle Clock Crossover and Reconvergence

Clock Tree Results

- Save Netlist
- Save Placement
- Save Clock Tree Synthesis Report
- Save Clock Tree Routing Guide
- Save Clock Tree Macro Model
- Save Clock Nets

Result Directory: chip_top_ots

Base File Name: chip_top_ots

OK Apply Cancel Help

Terminal

File Edit View Terminal Tabs Help

```
Build tree 21 (176-sink) 0:00:24.0
Td-HTree (Y): f0=2


Build tree 22 0:00:25.0
Fix bottom level (L5).

Build tree 23 0:00:26.0 (lmt=0.100PF)

Build tree 24 0:00:27.0 (lmt=0.200PF)

Build tree 25 0:00:27.0 (lmt=0.300PF)

Build tree 26 0:00:27.0 (lmt=0.400PF)
```



Clock Tree Synthesis ...

Q < 193,354, 4169,693 >



Encounter - /users/eesunz/faculty/cdsemac/EE5375/integration/config/chip_top.place.enc - Top Cell: (chip_top)

Design FlipChip Partition Floorplan Place Clock Route Timing SI Power Verify Tools Help

Design is: Routed

Tools

Views

All Colors


	V	S
Instance		
Net		
SNet		
Rout Blkg		
Plac Blkg		
Cell Blkg		
Congestion		
Pref Tracl		
NPref Tra		
GCell		
Inst Pin		
Row		
Metal Fil		

Layers	V	S
Metal10		
Metal11		
Metal12		
Metal13		
Metal14		
Metal15		
V01		
V12		
V23		
V34		
V45		


Display clock tree

Q (1511,372 , 1468,873)






Tools



Views



All Colors

Module	Color
Black Box	Green
Fence	Orange
Guide	Pink
Obstruct	Red
Region	Light Blue
Screen	Light Pink
Instance	Cyan
Net	Blue
SNet	White
Pin	Yellow
Ruler	Yellow
VCongest	Dark Blue
HCongest	Dark Blue
Text	White

```
Terminal
File Edit View Terminal Go Help

ckSynthesis Option : -rguide chip_top_cts/chip_top_cts.guide -report chip_top_cts/chip_top_cts.ctrpt -forceR
Design has 1 cell with cell padding or block halo.
Options: gp=mq-medium dp=medium
***** Allocate Placement Memory Finished (MEM: 144.055M)

dbgShrinkFactor used in Clock Tree Synthesis = 1.000000

Start to trace clock trees ...
**WARN: Clock i_3297/Y has been synthesized.
**WARN: Clock i_3283/Y has been synthesized.
**WARN: Clock jtag_tck_pad has been synthesized.
**WARN: No clock tree has been synthesized.
Writing Netlist "chip_top_cts/chip_top_cts.v" ...
encounter 11>
dbgShrinkFactor used in Clock Tree Synthesis = 1.000000

displayClockPhaseDelay Option : -preRoute

encounter 12>
encounter 13>
encounter 14>
encounter 15> optFanOut
invalid command name "optFanOut"
encounter 16> optFanout
```


Repeat command until no new instances are added.

Tools

Views

All Colors

Category	Color
Module	Light Blue
Black Box	Dark Green
Fence	Orange
Guide	Pink
Obstruct	Red
Region	Light Orange
Screen	Light Pink
Instance	Cyan
Net	Blue
SNet	White
Pin	Yellow
Ruler	Yellow
VCongest	Dark Blue
HCongest	Dark Blue
Text	White



Q 1 (1468.306, 696.488)

Encounter - /users/eesunz/drmacdonald/version1/integration/chingon/tutorial_run - Top Cell: (chip_top)

Design FlipChip Partition Floorplan Place Clock Route Timing SI Power Verify Tools

Design is: Routed

Tools

Views

All Colors

	V	S
Module		
Black Box		
Fence		
Guide		
Obstruct		
Region		
Screen		
Instance		
Net		
SNet		
Pin		
Ruler		
VCongest		<input type="checkbox"/>
HCongest		<input type="checkbox"/>
Text		

1 (577.570, 2592.617)

Terminal

Encounter - /users/eesunz/drmacdonald/version1/integration/chingon/tutorial_run - Top Cell: (chip_top)

Thu Dec 14 4:18 PM



WRoute

Basic **Advanced**

Routing Mode

- Global Route Only
- Global and Final Route
- Repair Final Route after Buffer Insertion and Gate-Resizing
- Final Route after Previous Global Route*
- Continue Search and Repair after Previous Final Route*
- Continue Search and Repair and Allow Global Route Changes*
- Continue Final Route after Buffer Insertion and Gate-Resizing*
- * Use Wroute Database as Input

Timing Mode

- Timing Driven
- Optimize

Routing Area

- Route Entire Area
- Specify Area

X1: Y1:
X2: Y2:

Wroute Database Name

Design is: **Routed**

All Colors

	V	S
Module		
Black Box		
Fence		
Guide		
Obstruct		
Region		
Screen		
Instance		
Net		
SNet		
Pin		
Ruler		
VCongest		<input type="checkbox"/>
HCongest		<input type="checkbox"/>
Text		

WRoute

Basic | Advanced

Job Control

- Net Options
- Pin Access
- Process Antenna
- Routing Layer Limits
- Search and Repair
- Tapering
- Crosstalk Options
- Route Optimization
- Expert Options

Job Control

Number of CPUs 1

Runtime Limit (CPU Minutes) 1440

Auto Save Interval (CPU Minutes) 120

Stop Automatically If too Many Violations

OK | Apply | Cancel | Defaults | Help

Design is: Routed

All Colors

	V	S
Module		
Black Box		
Fence		
Guide		
Obstruct		
Region		
Screen		
Instance		
Net		
SNet		
Pin		
Ruler		
VCongest		<input type="checkbox"/>
HCongest		<input type="checkbox"/>
Text		

Pin: I

1 (1887.517, 1056.931)



WRoute

Basic | Advanced

- Job Control
- Net Options
- Pin Access
- Process Antenna
- Routing Layer Limits
- Search and Repair
- Tapering
- Crosstalk Options
- Route Optimization
- Expert Options

Routing Layer Limits

Top Layer: no limit

Relax Top Layer Limit

Bottom Layer: no limit

Layer Limits for Selected/Named Nets

Top Layer: no limit

Bottom Layer: no limit

OK Apply Cancel Defaults Help

Design is: Routed

All Colors

	V	S
Module		
Black Box		
Fence		
Guide		
Obstruct		
Region		
Screen		
Instance		
Net		
SNet		
Pin		
Ruler		
VCongest		<input type="checkbox"/>
HCongest		<input type="checkbox"/>
Text		

1 (2177.438, 727.831)



Job Control
 Net Options
 Pin Access
 Process Antenna
 Routing Layer Limits
 Search and Repair
 Tapering
 Crosstalk Options
 Route Optimization
 Expert Options

Process Antenna

Start Fixing Violations at Search and Repair Pass:

 Determine Automatically

Specify: -1

Start to Insert Antenna Cells at Search and Repair Pass:

 Determine Automatically

Specify: -1

Always Add Antenna Cells if Layer-hopping Reaches

This Limit: no limit

OK

Apply

Cancel


Defaults

Help

All Colors

Module	V	S
Black Box		
Fence		
Guide		
Obstruct		
Region		
Screen		
Instance		
Net		
SNet		
Pin		
Ruler		
VCongest		
HCongest		
Text		

Antenna refers to a potential process problem. When plasma etching metal lines, long metal structures will build up charge. A metal line connected to a gate only will “pop” the oxide. Tying a metal line to a drain or antenna diode fixes the problem, but better solution is job line to break continuity.




Two signals running in parallel for a long time, build a parasitic capacitance between them. If one (the aggressor) switches, the other (quiet net) can temporarily jump or if switching can be slowed down due to noise-induced delay.



Solution? Spread wires when possible and shield important nets like clocks and asynchronous resets.



Tools



Views



- Module
- Black B
- Fence
- Guide
- Obstruc
- Region
- Screen
- Instanc
- Net
- SNet
- Pin
- Ruler
- VCong
- HCong
- Text

Q (3172.574, 958.985)

Design Flip Chip Partition Floorplan Place Clock Route Timing SI Power Verify Tools Help

Design is: Routed

Tools

Views

All Colors


Instance	V	S
Net		
SNet		
Rout Blkg		
Plac Blkg		
Cell Blkg		
Congestio_		
Pref Tracl_		
NPref Tra_		
GCell		
Inst Pin		
Row		
Metal Fil		

Layers	V	S
Metal0		
Metal1		
Metal2		
Metal3		
Metal4		
Metal5		
V01		
V12		
V23		
V34		
V45		

Inst: des3_u1_L11_reg_21


Q 1 (3687,172 , 3919,848)





addFiller puts continuity blocks in the circuit rows.





Extract RCs and run timing with physical information.
Setup and holds / best case and worst case corners.

