


Electromagnetic Simulation Techniques for Connectors and PCBs

Bill McGinn Ansys Sr. Application Engineer




ANSYS is the Simulation Leader




*BusinessWeek, FORTUNE

Breadth of Technologies




Summary

- Brief Overview of EM Techniques FEM and Transient
- Connector on Board "Assembly" Simulation
- HFSS 3D Components
- Thermal Simulation of EM Models
- EMI Analysis using HFSS
- EMI Scanner



AEDT: ANSYS Electronics Desktop



Single Desktop for:

- > HFSS
- HFSS 3D Layout
- > Circuit

 \succ


...


Thermal

Tight integration
 between circuit and
 3D EM simulation


HFSS: High Frequency Structure Simulator

- Full-wave FEM 3D electromagnetic field solver
 - Computes electromagnetic behavior of highfrequency and high-speed components and systems
 - Extracts S-, Y-, and Z-parameters
 - Provides 3D electromagnetic fields
- Applications
 - RF/Microwave
 - Biomedical
 - Radiation: Antennas, EMI/EMC
 - Signal Integrity/High Speed Digital
 - Packages
 - ➢ PCB
 - Connectors
 - Transitions





HFSS Transient Now Included with HFSS




- Unstructured FEM Mesh based on Tets (variable size, variable order, conformal)
- Adaptive meshing
- Local time stepping
- Waveform input flexibility (oblique angles)

٠






HFSS: Arbitrary 3D Geometry Editor




HFSS 3D Layout Desktop



Stackup Editor : Manufacturing Tolerances


Edit Løyers - pri	e gen3	fab3												×			
ckup Layer														_			
ioplay © Steckup layer:		-Stackup F Lan															
Non-stackup layers		Units:			ī 🗌												
All layers		one. ['nn	•	1												
					_												
	<u> </u>			•	4	Name	Type	Hatuia	Dislastic Fil	Thickness	Elich	Rough	Solver	Transparency			
~ ~		•	7	4	4	UNNAMED_000	cielects b			Oni	-	-		ED			
v v	•	•	4	V	V V	TCP UNNAMED_002	signal	COEPER Nelco N4000-13 SI (m)	Aà	1 Swi Swi	~			60 60			
V V	▼ ▼	2	v V	~	~	LAVER2	elated c	COPPER	Nelpo N4000-13 SI (Im)	200 1.400				60			
	V	1	~	V	4	LINNAMED DD4		Nelco N400043 SI (w)	Netro Kyoto i Sieri(inj	134mi				60			
V V	1	- -	V	~	~	LAYER3	signal	COFPER	Nelco N400013 SI 0ml	1.4ml				60			
V V	~	1	1	V	V	UNNAMED D06	cielectric	Nelco N4000-13 ST timi		Gml			1	60			
v v	1	1	4	4	~	BOTTOM	xignal	COFPER	Aà	1.9mi			Ē	60			
		•	4	~	~	UNNAMED_008	cielectric	Ai		Onil				ED			
Incert above Incert below.		Nem		TOP (gnal								_	_				
Inten berow.	· _	1,000	E	I s grea		■ ► •	E Neg	stvo	Esch: 0.		STATES OF		1997				
Banava.		Hals	siat:	COPP	EB	· F	R 🖬	E Rough	Λ			_					
Select all		PC-1	1.0	1				3									
1	_			1.044	_	- F •		E Solver			4		-				
	HESS E	tch Fact	pr					HFSS Etch Factor			HESS E	ch Factor					
						_	_										
	Layers							Layer: TOP Layer: TO									
		ess: 4.5		5	-			Thickness: 4.826e-005		Thickness: 4.826e-005							
	Etch f	actor:)				H	Etch factor: 2		• H	Etch fa	ctor: -2					
	- Calo	ulator						Calculator			- Calo	datas					
	Etch factor = layer thickness / (bottom - top)/2								thideness / (bottom - top)	/2			- laver th	ickness / (bottom - top			
	Top dimension: 0.00019304								0014478	-		imension:	_	019304			
								rup umensum.					1				
	Bott	on dimen	sion:	0.0001	9304			Dotton dimension: 0.1	0019304		Botts	m dimensi	on: 0.00	014478			
	Eich Top dimension Eich bottom dimension Top as percent of bottom							Image: Contract top dimension Image: Contract top dimension Image: Contract top dimension Image: Contract top dimension									
								Top as percent of bottom Bottom Bottom as percent of top						φ.			
	1	00			_			75			73						
					_	-											
	_			_		-											
					OK	Cancel			OK Car	nce				OK Ca			

Image courtesy of AMKOR



Stackup Editor : Surface Roughness

- Surface Roughness
 - Huray or Groisse Roughness Models
 - Per Layer based \succ
 - \geq Per polygon based



netic wave propagation in periodic media to explain DesignCon 2010 Impact of Copper Surface Texture on Loss: A Model that Works

Power Loss due to Periodic Structures in High-Speed Packages and Printed Circuit Boards


> Paul G. Huray, University of South Carolina, huray@sc.edu Olufemi(Femi) Oluwafemi, Intel Corporation, olufemi.b.oluwafemi@intel.com Jeff Loyer, Intel Corporation, jeff.lover@intel.com Eric Bogatin, Bogatin Enterprises, eric@BeTheSignal.com

> > Xiaoning Ye, Intel Corporation, xisoning.ve@intel.com

HFSS 3D Layout: "Connector-on-Board"

Combine ECAD (PCB, Package) and MCAD (Connector) in single design and simulation flow

Single 3D Mesh



System Analysis within HFSS 3D Layout

Assemble ECAD & MCAD


- Select appropriate solver
 - HFSS or Slwave
- Connect TX/RX up within Schematic
 - LNA
 - IBIS & IBIS-AMI
 - QuickEye, VerifEye
 - HSPICE*
 - PSPICE**

*Requires Synopsys license; Nexxim supports HSPICE syntax


** Uses Nexxim solver with PSPICE syntax


3D Layout Capabilities and Performance

- MCAD Utilizes "TAU" Mesher
- ECAD Utilizes "PHI" Mesher
- New ECAD+MCAD mesh assembly process
 Phi is used when appropriate
 Material overrides supported
 Parallel ECAD meshing
 ➢ Faster mesh generation
- Numerical de-embedding of non-rectangular lumped ports



New: Full Assembly - ECAD + MCAD Mesh Assembly





Automated Mesh Creation


- Accurate
- Efficient
- Solve time independent of port count
 - Capture full network parameters for all nets simultaneously with low computational overhead
- Captures small and large features efficiently
 - Small pitch traces, meandering traces, accurate coupling and isolation

© 2019 ANSY5, Inc.

mesh

Simulation Setup Example: Multi-die Laminate

- Assembly and meshing technology significantly speeds up simulation setup time
- > 12 Filters, two SMD (as HFSS 3D Components), one Laminate
 - 1. Component Creation via Scripted Automation 7x faster
 - 3D: 21m
 - Layout w Mesh Assembly: 3m (Laminate/BAW + SMD)
 - 2. Assembly Creation 5x faster
 - 3D: 9m + Validation (~13m)
 - Layout w Mesh Assembly: 2m + Validation (<2m)
 - 3. Project Opening 5x faster
 - 3D: 4m
 - Layout w Mesh Assembly: 45s
 - 4. Initial Mesh 1.6x (~850k tets)
 - 1. 3D: 1h9m
 - 2. Layout w Mesh Assembly: 44m
 - 5. Adaptive Mesh 1.2x
 - 1. 3D: 186m (144GB RAM)
 - 2. Layout w Mesh Assembly: 156m



• 2019 R1 Flow Improvements


- HFSS Layout 3D with Mesh Assembly
 - Faster initial mesh time
 - Faster user experience
- Non-graphical Script Execution (Beta)
- Reduction in 3D Component size-on-disk
- Reduced 3D Validation Time

Electromagnetics Highlights

Integrated Transient Circuit Simulation





Assemble electronic system then perform electromagnetics plus transient circuit analysis system automatically




HFSS 3D Layout Improvements

- Far Field + Post-Processing Enhancements
 - Consistent with HFSS 3D
 - PML Support
- Enhancements for on-chip inductor modeling
 - Dielectric Stackup Simplification
 - ➢ Via clustering











HFSS 3D Layout Port Configuration Enhancements

- Wave port support for mesh assembly
 - i.e. "connector-on-board"
- Usability improvements
 - Visualize wave port de-embed distance
 - Layer control for Pin-groups and internal/ref ports
 - Separate de-embedding/distance settings

Name	Value	Unit	Evaluated Valu
Phase	0	deg	Odeg
Renomalize	✓		
Renomalize Impedence	50 + 0i	ohm	50ohm + 0i ohm
DeembedGapPortInductance			
PlanarEM			
Туре	Coupled Strips Gap Source		
PortSolver			
Ignore Reference			
HFSS			
HFSS Type	Wave		
Orientation	Vertical		
Horizontal Extent Factor	2		2
Vertical Extent Factor	3		3
PEC Launch Width	0.03	mm	0.03mm
Deembed			
Deembed Distance	2	mm	2mm
<			




Stackup Wizard in 3D Layout Design



- Single-ended & Differential trace synthesis & analysis
- Etch factor considered in trace computations
- Convenient 3D viewer

High Frequency Signal Integrity

- Single environment allows extraction of component models such as vias, connectors, and transmission lines as well as concatenating these and other models into a channel schematic
- S-parameters, eye diagrams, and bit error rate of channel can be simulated
- Individual components can be optimized and channel results updated quickly





NSYS[®]

3D Components

3D Components


- 3D Components
 - Save and reuse designs
 - Share with partners, vendors and colleagues
- Contains
 - Geometries
 - Material properties -
 - Boundary conditions -
 - Excitations _
 - -





3D Components: Library Browser


- Easy availability of 3D Components
- Drag and drop of component geometry into modeler window



3D Component: Edit Definition


3D Component Edit

• An existing component can be flattened to a new design



TDK Chip Antenna 3D Component Library


• Library of TDK RF chip antenna 3D Components with encryption



ANSYS HFSS 3D Components	Update 3D Component	
	Name EPlane Tee Owner Mathiew Comments Email mcommens@ansys.com Company URL Mps.//www.ansys.com Model Number: XY2123 Help URL Mps.//www.ansys.com/support Version 10 Data 5:09:05 PM Apr 25, 2018 Notes:	rations mage
Vendor Component • Created by vendor using HFSS • Imported into HFSS project • Encrypted for security • Includes vendor licensing info		

Creating a 3D Component

- To create component select objects from modeler window and go to
 - "Create 3D Component..."
- Enter Design information
- Select parameters to include
 - Objects
 - Boundary conditions and excitations
 - Design parameters
- Review image
- Save to system, user or personal library folders
 - Update menu




Inserting a component

- Insert 3D Component
 - Review Parameters
- Component in model and project trees
- Component design data in project tree
- Component parameters in the property box
- Treat as custom defined 3D primitive

File Edit V File	iew Project Draw Modeler	HPSS Tools Wind	Ray Gun HFSSDesign1 Modeler] Tow Help Tow Job Coast Waveguide Transition Coast Wav			
🔯 Renul E 🔂 Port I	Field Display	Properties			Ę	, t
💊 Field 🔶 Radia	tion	Name	Value	Unit	Evaluated Value	
😟 - 🚞 Definition	6	Router	0.138	in	0.138in	
		a	0.9	in	0.9in	
		b	0.4	in	0.4in	
roperties		c	2.209	in	2.209in	
Nama	Value	cs	0 204	in	0 204in	
-Model		h1	0.012	in	0.012in	
HFSS	DrivenModal	h2	0.056	in	0.056in	
Турс	Volume	h3	0.103	in	0.103in	=
Do Mesh Assem		h4	0.097		0.097in	
B C C				in		
	Type = Finite Conductivity, M Type = Finite Conductivity, M	h5	0.064	in	0.064in	
Coax2Waveguid	Type = Finite Conductivity, M	hc	0.283	in	0.283in	
Excitations	T 111 0 0 0 1 1	s1	0.406	in	0.406in	
	Type - Wave Port, Deembed Type - Wave Port, Deembed	s2	0.774	in	0.774in	-
General Materials	Component Data	General F	arameters	1	I I	

3D Component Assembly Meshing

- Per-component model settings
- Per-component mesh
- Mesh in parallel
- ECAD+MCAD mesh assembly process
- Component based units
- Overcomes aspect ratio issues
- Multiple instances for same component
- Mesh re-use for parametric analysis






AEDT Thermal Analysis


ANSYS Icepak – Computation Fluid Dynamics Solver


Icepak is an integrated "Electronics Cooling" solution for connectors, packages, printed circuit boards and electronic systems

- Fluid flow
- Conjugate heat transfer
- Steady-State Thermal
- Multi-physics coupling
- Single or multiple fluids
- Parametrics
- Optimization



Velocity streamlines and temperature contours for a card array in a VME box cooled by three axial fans







Temperature contours and fluid velocity vectors of a fan cooled rack mounted computer

Icepak – ANSYS Electronics Desktop Integration

- Supported Workflows
 - MCAD Support
 - ECAD PCB workflow
 - EM loss coupling with HFSS, Maxwell and Q3D
 - Efficient Electronics Cooling CFD solution
 - Setup -> Meshing -> Solution (HPC)
 - Optimetrics and integrated post-processing
- Supported Thermal Physics
 - Steady-state flow and thermal
 - Conjugate heat transfer, including radiation
 - Laminar and turbulent flow modeling
- Modeling
 - Comprehensive thermal and flow boundary conditions
 - Native 3D Components : Fans (2D & 3D), Heatsinks, PCBs
- Libraries
 - Complete solid, fluid and surface materials library
 - Vendor component libraries: Fans, Heatsinks, BGA Components






Material Library for Electrical, Thermal, & Mechanical

										Vie	w / Edit Material				×	
Select	Select Definition									Material Name Material Coor Carbon Dioxide(@300K) Cartesian					rdinate System Type:	
Mat	Materials Material Filters															
						Libraries 🔽 Show Project definitions 🗔 Show all li				Prop	perties of the Material	View/Edit Material for				
	Search			Permittivity	- by Hoperty	[sys] ArnoldMagnetics [sys] ChinaSteel [sys] Diamet				E	Thermal Conductivity		Value 0.0223	Units W/m-C	 Active Design Active Project 	
	Name	Location	Origin	Thermal Conductivity	Mass Density	Specific Heat	Thermal Expansi., Coefficient	. Thermal Material Type		E	Mass Density Specific Heat	Simple Simple		kg/m^3 J/kg-C	C All Properties	
	SmCo28 SmCo24	SysLibrary SysLibrary	Materials Materials	10	8300 8300	350 350	(8e-006, 1,1e-00,,, (9e-006, 1,1e-00,,,				Thermal Expansion Coefficient Thermal Material Type	Simple	0.371 Fluid	1/C	Physics:	
	Ceramic8D Ceramic5	SysLibrary SysLibrary	Materials	4.5	4900	800	(1,4e-005, 1e-00,,, (1,4e-005, 1e-00,,)	Solid			Thermal Diffusivity	Simple	1.059e-005	m^2/s	Electromagnetic	
	Oxygen(@3,.,		Materials	0,0323		920	0,486	Fluid			Molecular Mass	Simple	0.04401	kg/kmol		
	Oxygen	SysLibrary	Materials	0,0323		920	0,486	Fluid			Dynamic Viscosity	Simple	1.495e-005	kg/m-s	Structural	
	Carbon Diox Nitrogen(@3 Nitrogen Helium(@36 Helium	SysLibrary	Materials Materials Materials Materials Materials	0,0223 0,0309 0,0309 0,1777 0,1777	1,79 1,123 1,25 0,133 0,14	871 1041 1040,67 5200 5200	0,371 0,003674 0,003674 0,003658 0,003658	Fluid Fluid Fluid Fluid Fluid							View/Edit Modifier for	
	iew∕Edit Materi		Add Material	m	Clone Material(s)		lemove Material(s)	Export to Lib							Material Appearance	
							확인	취소							Color:	
											Notes				Transparency: 0.95	
	Matarials for Thormal Dhysics										Calculate Proper	ties for:	~		Validate Material	
											Reset	K	Cance			

Materials for Thermal Physics

- Surface materials : Paint, metals, plastics etc.
- Solid materials : Insulations, epoxy, metals, Heat-spreaders, package materials, etc.
- Fluid materials : Liquid, gaseous materials relevant to electronics cooling applications



Integrated with ANSYS Electronics Desktop

- Leverage Electronics Desktop HPC Platform
 - Easy to use
 - Includes Linux scheduler integration


• Progress and Profile Reporting


- Meshing and solution process
- Enhanced profile reporting
- EM loss assignment

alstian	Selup1		Ŧ		
ign Variation:					
offic Monitor	a				
Ta	ek.	Real Time	CPU Tine	Memory	information
Stat					Time _02/28/2018 09:30:44, Host: AUSMNABULAP7, Processor _B, OS: NT 6.1, Loga Executing from CVProgram Flev/AngleEHVangleEM19, T/Win64VLEEPAKCOMENGINE
					esebourg rom comogram newsangaen vangsen na novinsekulen akoome van e Disabled dezign validations - Internatiuse anty
Giobal		00.00.01	00:00:01		Element counts: 34005 nodes, 3303 tacks, 221 58 cells
0.00		00.00.01	Dia dia di		Overlide nin, gaz, []. 000e-03, 1.600e-04, 1.000e-03)
NeshFlepion1		00:00:03			Element counts: 110/267 nodes: 4/2030 faces: 9/2006 cells
10000 10,000					Overide min. gap: [1.000a-03; 1.485a-04; 1.000a-03]
Solver Input		00:00:04	00:00:04	296 M	
Solverinite		00:00:10		500 M	
Salve		00:01:10		583 M	
Solution Pro	cess				Elapsed time : 00:01:37 , Icepsk CarrEngine Memory : 259M
Total		00:01:28	00:01:27		Time: 02/28/2018 09:32:22, Statue: Normal Completion
Solutions: E	x_2_Maxw	el Ucepak, S	urfaceMappi	ng - Icepaki	Ciose Design2
Solutions: E sublicit sign Venetion	Setup1	el Jcepak_S		ng - Icepaki	
ulation: sign Variation	Setup1	elUcepak_S			
ulation: sign Variation ofile Monte	Setup1	el Jcepsk_S		•	Design2
ulation: sign Venstion trille Monte	Setup1 v [or] fack	RealTim	e CPUTin	w Memo	Uesign2
ulation: sign Venstion trille Monte	Setup1	RealTim		.	Design2 Information Disabled design validations: Informations only Source: This Project*: 02: Themal - Setup1 : Last/deptime
ulation: sign Venstion trille Monte	Setup1 v [or] fack	RealTim	e CPUTin	w Memo	Design2 Information Disabled design validations - Informations Disabled design validations - Informations only Source: This Project*: 02: Thermal - Setup1 : LastAdaptive Total Loss on Source Boundary 18_Shield_GND*: 0.0757884W, Sealing Fa
ulation: sign Venstion trille Monte	Setup1 v [or] fack	RealTim	e CPUTin	w Memo	Design2 Unionation Unionation Disabled design validations - Internal use only Source: This Project*: 02: Themal - Setup1 : LastAdeprive Total Loss on Source Bounday 18, Shidd, GND1: 0.0757884W, Scaling Fa Total Loss on Source Bounday 18, Shidd, GND1: 0.0757884W, Scaling Fa Total Loss on Source Bounday 18, Shidd, GND1: 0.0757884W, Scaling Fa
ublice s pr Verstor offic Monte Get Extern	Setup1 x ar ask nel EM Los.	Real Tin	e CPU Tiv Ob:00:00	w Meno 0 K	Design2 Unionation Unionation Disabled design validations - Internal use only Source: This Project*: 02: Themal - Setup1 : LastAdeprive Total Loss on Source Bounday 18, Shidd, GND1: 0.0757884W, Scaling Fa Total Loss on Source Bounday 18, Shidd, GND1: 0.0757884W, Scaling Fa Total Loss on Source Bounday 18, Shidd, GND1: 0.0757884W, Scaling Fa
s Jakien sign Venster offis Monte Get Enter Solver Inp	Setup1 x fask fask fask uk	RealTim	e CPUTin	• Memor 0K 14.4 B	e Information Design2 e Information Disabled design validations - Internal use only Source: This Project*, 02, Themal - Setupt : LastAdaptive Total Loss on Source Bounday 18, Shield, GND*, D0757884w, Soaling Fa Total Loss on Source Bounday 18, Shield, VP_L05*10, 4521W, Soaling Facto Total Loss on Source Bounday 18, Shield, VP_L05*10, 4521W, Soaling Facto
ublice s pr Verstor offic Monte Get Extern	Setup1 x fask fask fask uk	RealTin . D0:00:32	e CPU Tiv Ob:00:00	w Meno 0 K	Design2 Unionation Unionation Disabled design validations - Internal use only Source: This Project*: 02: Themal - Setup1 : LastAdeprive Total Loss on Source Bounday 18, Shidd, GND1: 0.0757884W, Scaling Fa Total Loss on Source Bounday 18, Shidd, GND1: 0.0757884W, Scaling Fa Total Loss on Source Bounday 18, Shidd, GND1: 0.0757884W, Scaling Fa
s Jakien sign Venster offis Monte Get Enter Solver Inp	Setup1 x fask fask fask uk	Rest Tim . 00 00:32	e CPU Tiv 00:00:00 00:00:04	• Memor 0K 14.4 B	e Information Design2 e Information Disabled design validations - Internal use only Source: This Project*, 02, Themal - Setupt : LastAdaptive Total Loss on Source Bounday 18, Shield, GND*, D0757884w, Soaling Fa Total Loss on Source Bounday 18, Shield, VP_L05*10, 4521W, Soaling Facto Total Loss on Source Bounday 18, Shield, VP_L05*10, 4521W, Soaling Facto
s Jakien sign Venster offis Monte Get Enter Solver Inp	Setup1 x fask fask fask uk	Rest Tim . 00 00:32	e CPU Tiv 00:00:00 00:00:04	• Memor 0K 14.4 B	Explored EM Loss 30.185 [wait]
s Jakien sign Venster offis Monte Get Enter Solver Inp	Setup1 x fask fask fask uk	Rest Tim . 00 00:32	e CPU Tiv 00:00:00 00:00:04	• Memor 0K 14.4 B	Excited design validations - Internations only Source: This Project*.02. Thermal use only Source: This Project*.02. Thermal - Setup1 : LastMappine Total Loss on Source Boundary 18_Shield_MP_L01*10.4521W. Scaling Fa Total Loss on Source Boundary 18_Shield_MP_L01*10.4521W. Scaling Fa Total Loss on Source Boundary Backplate_Imp* 30.2985W, Scaling Facto Actigned EM Loss 30.185 (Wall) 27.41 (Wall) on Surtece (5 loses of Unknown1)
s Jakien sign Venster offis Monte Get Enter Solver Inp	Setup1 x fask fask fask uk	Rest Tim . 00 00:32	e CPU Tiv 00:00:00 00:00:04	• Memor 0K 14.4 B	Design2 Information 0 Information 0 Disabled design validations - Informations only 0 Source: This Project*: 02. Thermal use only 0 Source: This Project*: 02. Thermal use only 1 Source: This Project*: 02. Thermal Source: GND*: 0.075788404, Sealing Factorial Loss on Source: Boundary 18, Shield, GND*: 0.075788404, Sealing Factorial Loss on Source: Boundary 18, Shield, UP_LUF*: 10.452144, Sealing Factorial Loss on Source: Boundary Backplate_Impt: 30.288504, Sealing Factorial Loss on Source: Backplate_Impt: 30.28850
s Jakien sign Venster offis Monte Get Enter Solver Inp	Setup1 x fask fask fask uk	Rest Tim . 00 00:32	e CPU Tiv 00:00:00 00:00:04	• Memor 0K 14.4 B	Design2 Information 0 Information 0 Disabled design Validations - Informations only Source: This Project*: 02: Thermal vacionly Source: This Project*: 02: Thermal vacionly Source: This Project*: 02: Thermal Vacionly BustAddeptive Total Loss on Source Boundary 18_Shield_GND*: 0.075788/W, Scaling Factor Total Loss on Source Boundary 18_Shield_UP_L0*: 16.4521W; Scaling Factor Total Loss on Source Boundary 18_Shield_UP_L0*: 10.4521W; Scaling Factor Total Loss on Source Boundary 18_Shield_UP_L0*: 10.4521W; Scaling Factor Assigned EM Loss: 30.185 [Wati] 22:41 [Wati] on Surface [5 issee of Unknown1] 0.9047 [Wati] on Surface [5 issee of Unknown1] 0.5047 [Wati] on Surface [1 issee of Unknown1] 1.736 [Wati] on Surface [1 issee of Unknown1]
s Jakien sign Venster offis Monte Get Enter Solver Inp	Setup1 Setup1 Se	Rest Tim . 00 00:32	e CPU Tiv 00:00:00 00:00:04	• Memor 0K 14.4 B	Design2 Information 0 Information 0 Disabled design Validations - Informations only Source: This Project*: 02: Thermal vacionly Source: This Project*: 02: Thermal - Setup1 : LastAdaptive Total Loss on Source Boundary 18_Shield_GND*: 0.0757884W, Scaling Factor Total Loss on Source Boundary 18_Shield_GND*: 0.0757884W, Scaling Factor Total Loss on Source Boundary 18_Shield_GND*: 0.0757884W, Scaling Factor Total Loss on Source Boundary 18_Shield_MP_L0*: 10.4521W. Scaling Factor Assigned EM Loss : 30.185 [Wati] 22:41 [Wati] on Surtece [5 Issee of Unknown1] 0.9047 [Wati] on Surtece [1 Issee of Unknown1] 1.736 [Wati] on Surtece [1 Issee of Unknown1]
s Jation s yn Verstier offie Monto Get Enter Solver Into Solver Into	Setup1 Setup1 Se	Rest Tim . 00 00:32	e CPU Tiv 00:00:00 00:00:04	• Memor 0K 14.4 B	Design2 Information 0 Information Disabled design validations - Internal use only Sources This Project* 02 Thermal - Setup1 : Last/deprive Total Loss on Source Boundary 18_Shield_GND* 0.0757884W, Sealing Fa- Total Loss on Source Boundary 18_Shield_GND* 0.0757884W, Sealing Factor Total Loss on Source Boundary 18_Shield_GND* 0.02567854W, Sealing Factor Total Loss on Source Boundary 18_Shield_MP_LID* 10.4521W, Sealing Factor Assigned EM Loss 30.185 [Watt] 22.41 [Watt] on Surface [5 Sees of Unknown1] 0.0347 [Watt] on Surface [1 Tace of Unknown1] 1.735 [Watt] on Surface [1 Tace of Unknown1] 0.0349 [Watt] on Surface [1 Tace of Unknown1] 0.0349 [Watt] on Surface [1 Tace of Unknown1]


Icepak: Two-Way Coupling with HFSS, Maxwell, Q3D


- New Coupled Simulation Controller in Icepak Design
 - User specified "Number of Coupling Iterations"
 - Options to "continue" Icepak iterations during coupling
 - Single controller per design
- Updates to EM losses in each coupling iteration
- Multiple EM Losses supported
- Icepak-Optimetrics Integration






alston Fring I		-		
ar'valitor		_		
file Nontor				
Les	Red Tare	1.08. line	Hency	bitrastico
5.001	10.018.0	1.0.000	10.007	Fine: 10/03/07/012/0/25/Hark (FI0/42048) - "receiver 20/0/2 MI 10.9 (see at 2015
				Even sing from el sérogiana Eles Marsy sérebbroga EM 19 25/06/04 COEXXXXII HER AND
				-PDErabled
Cilchel	30 00604	00: X 14	101 5	Dealer # councy 110551 rodes, 2002 faces, 102252 calls
Populate Solver Input	10.00.02	001016	211.9	
Coupling Readon 1				
Encloyer of FM Law	0.44 00.02.05	01.00.00	15	Sincher The Privat: - PSSHade 1 - Second 11 and Jacks
				I skal bet of Source Estunday, "Duter's J. (14654), Estaine rector 1,48034.
				Fote Low or Source Object Submast: L 30 20 W. Scaling Factor 1, 30 27
Suban bili si safara	2012018	010018	452.54	Nation IEM Line (196788)(A)(1)
				JUNE: Wall on Vourse Northalet
				3 (Wot) on Surface (Heads of Submit)
				17048 Wather Salars (fütnesself) and)
Salva	30.0075	05.0034	52.4	
Carden I winn?				
Be:ExternalEl/ Lond	0.000	05.00	1× -	Source: This Protect ^{al} , HPSS-lockel - Solvell studentive
and a state of the state		18.05.07	• •	Entables or Source Encodes, "_Durer 1: 37372097, Ecoing Sector 1/2, 737.
				Falal tow on Source Direct Substate: 1,2428324, Seding Factor 11.467.
Solver releasedon	30 0060	00.0	475.14	NappedEM Long 100060 W/ald
				12422 (stat) m Vicione (Substate)
				UNVed, on the need Allocets of UNVed1
				3.7074 (wall) on Surface (15 laces of Guleri)
Esta	10 M 25	0000.38	568 M	
Solution Process				Clapsed dae : 00:34 47 , i becak CoalEngine Memory, : 2001/
- 4 d	20.04.13	00.01.28		Environ 10/23/2018 12 32 18 States Humolfanglerinn
				t good .





2-Way Electro-Thermal Coupling

- Valid for HFSS, Q3D, and Maxwell design types
- Utilizes thermal modifier for materials and temperature feedback in electromagnetic design
- New 2-way Coupling controller in Icepak design



 Allows for additional Icepak iterations between material updates


Number of Coupling Iterations:	8
Continue Icepak Iterations During Coupling	
Max. Icepak Iterations per Coupling:	20
ОК	Cancel

2-Way Coupling

HFSS Design of a High Power Waveguide Load

Maxwell Design of Planar Transformer


Х




e n	ernel Medi	in .				×
6.0	cutor	C Quality				
Rate	Carlleler (Se	Alexand Carls	en Set			
	P(Tenp) - Reference D	Dependent Duik Con Inel (1 + C.)(Temp -1 Ik Conductivity: 20000stemenutio		2(Teop - T	engliet) i 2	I
	Persmotion					
	TropRel	3		ai -	•	
	Ct:	0.08425		18		
	0	•		1672		
			he Dekol			
				_	ox	Grai

AEDT Icepak – Post-Processing

Thermal conductivity X




Bottom





HFSS 3D layout Field





Thermal plot & PCB mesh







Highlights



- 2-way thermal coupling to HFSS, Q3D, and Maxwell design types
- 1-way thermal coupling to SIwave DC IR solver in AEDT
- Import .tzr archive from Classic Icepak interface
- 2D & 3D profile boundary conditions using datasets
- Workflow Improvements
- Solution setup streamlined
- Rotated PCB components
- MCAD fan objects can be simplified into Icepak primitives
- Mesher Improvements
 - General mesh speed and quality improvements
 - Allow for simplified stair-step meshing
 - Control over uniform mesh sizing
 - Added the capability to enforce 2D cut cell meshing in a specified coordinate direction
- Classic Icepak Enhancements
 - Job submission to supported schedulers within and across Windows/Linux platforms
 - Ability to export unencrypted ECXML files
 - Monte Carlo radiation model added (BETA)
- © 2019 ANSYS-Inc. Per Object meshing controls & Mesh re-use (BETA)






NSYS[®]

EMI EMC


EMI Capabilities


- Resonant Mode
 - Power and ground plane resonant mode solver.
- Induced Voltage (Susceptibility)
 - Models a plane wave incident to the PCB. Monitors voltages induced at port locations.
- Near-Field
 - Computes the near-field E- and H- fields close to the board.
- Far-Field
 - Computes the far-field radiation.




Induced Voltage (Susceptibility)

- Models a plane wave incident to the PCB
- Monitors traces and planes for excitation






Induced Voltage – 10GHz Plane Wave Excitation




Animation

Near-Field

- Computes the near-field E- and H-field at a specified distance from the model
- Mimics near-field probing that is commonly done with a spectrum analyzer to pinpoint localized sources of EMI




Near-Field E-Field Pattern




Far-Field

- Computes the radiation pattern and strength of the E-field in the far-field
- Mimics Radiated Emissions testing used for EMC Compliance
- Can be calculated for 3m, 5m, 10m testing




Far-Field Radiation Pattern




Microstrip w/ Slot – Varying Gap Width


Transmission Line models that assume perfect reference planes do not show the impact of non-ideal return paths CM or DM radiation is proportional to the areas of the loops (s or h), which are set by the PCB/Connector technology and design strategies.




Animation

Near-Field E-Field – 2.1 GHz






Microstrip w/ Slot - HFSS – Vector E-Field at 3mm above Slot



ANSYS EMI Scanner

- Either HFSS or SIwave can utilize the EMI Scanner
 - No additional license needed
 - EMI Scanner runs directly in either tool




Electromagnetic Interference Rules


Signal Reference

- Net Crossing Split
- Net Changing Reference
- Net Near Edge of Reference

Example: Net Crossing Split



Example: Net Near Edge of Reference



Wiring/ Crosstalk

- Critical Net Near I/O Net
- Exposed Critical Trace Length
- Critical Net Isolation
- Critical Differential Net Matching
- Wide Power/Ground Traces

Example: Via Stub Length




Example: Net to Net Coupling


Decoupling

- Decoupling Capacitor Density
- Power Pin to Capacitor Distance
- IC Power/Ground Pin to Via Distance
- Decoupling Cap Distance to Via
- Power/Ground Trace Decoupling
- Power Via Density

Example: IC Power Pin to Via Distance



Example: Decoupling Capacitor Distance to Via



Summary

- Brief Overview of EM Techniques FEM and Transient
- Connector on Board "Assembly" Simulation
- HFSS 3D Components
- Thermal Simulation of EM Models
- EMI Analysis using HFSS
- EMI Scanner

