Electronic Devices Ninth Edition Floyd

Chapter 8



Summary

The FET

The idea for a field-effect transistor (FET) was first proposed by Julius Lilienthal, a physicist and inventor. In 1930 he was granted a U.S. patent for the device.

His ideas were later refined and developed into the FET. Materials were not available at the time to build his device. A practical FET was not constructed until the 1950's. Today FETs are the most widely used components in integrated circuits.



Summary

The JFET

The JFET (or Junction Field Effect Transistor) is a normally ON device. For the *n*-channel device illustrated, when the drain is positive with respect to the source and there is no gate-source voltage, there is current in the channel.

When a negative gate voltage is applied to the FET, the electric field causes the channel to narrow, which in turn causes current to decrease.



© 2012 Pearson I All rights reserve tion. Upper Saddle River, NJ, 07458.

Electronic Devices, 9th edition Thomas L. Floyd



(a) JFET biased for conduction



(b) Greater V_{GG} narrows the channel (between the white areas) which increases the resistance of the channel and decreases ID.



(c) Less V_{GG} widens the channel (between the white areas) which decreases the resistance of the channel and increases ID.

Electronic Devices, 9th edition Thomas L. Floyd



As in the base of bipolar transistors, there are two types of JFETs: *n*-channel and *p*-channel. The dc voltages are opposite polarities for each type.

The symbol for an *n*-channel JFET is shown, along with the proper polarities of the applied dc voltages. For an *n*-channel device, the gate is always operated with a negative (or zero) voltage with respect to the source.





There are three regions in the characteristic curve for a JFET as illustrated for the case when $V_{GS} = 0$ V.

Between *A* and *B* is the **Ohmic region**, where current and voltage are related by Ohm's law.

From *B* to *C* is the **active** (or *constant-current*) **region** where current is essentially independent of $V_{\rm DS}$.

Beyond *C* is the **breakdown region**. Operation here can damage the FET.





When V_{GS} is set to different values, the relationship between V_{DS} and I_D develops a family of characteristic curves for the device.

An *n*-channel characteristic is illustrated here. Notice that V_p is positive and has the same magnitude as $V_{GS(off)}$.



Electronic Devices, 9th edition Thomas L. Floyd



A plot of V_{GS} to I_D is called the transfer or transconductance curve. The transfer curve is a is a plot of the output current (I_D) to the input voltage (V_{GS}) . The transfer curve is based on the equation

 $I_{\rm D} = I_{\rm DSS} \left(1 - \frac{V_{\rm GS}}{V_{\rm GS(off)}} \right)^2$

By substitution, you can find other points on the curve for plotting the universal curve.





xample:

A certain 2N5458 JFET has $I_{\text{DSS}} = 6.0 \text{ mA}$ and $V_{\text{GS(off)}} = -3.5 \text{ V}$.

(a) Show the values of the these end points on the transfer curve.

(b) Show the point for the case when $I_{\rm D} = 3.0$ mA.

Solution:

(b) When $I_{\rm D} = \frac{1}{2} I_{\rm DSS}$, $V_{\rm GS} = 0.3 V_{\rm GS(off)}$. Therefore, $V_{\rm GS} = -1.05 \text{ V}$





The transconductance is the ratio of a change in output current ($\Delta I_{\rm D}$) to a change in the input voltage ($\Delta V_{\rm GS}$). This definition is $g_m = \frac{\Delta I_{\rm D}}{\Delta V_{\rm GS}}$ The following approximate formula is useful for calculating gm if you know g_{m0} .

$$g_m = g_{\rm m0} \left(1 - \frac{V_{\rm GS}}{V_{\rm GS(off)}} \right)$$

The value of g_{m0} can be found from $g_{m0} = \frac{2I_{\text{DSS}}}{|V_{\text{GS(off)}}|}$





Because the slope changes at every point along the curve, the transconductance is not constant, but depends on where it is measured. $I_D (mA)$ 10 mA

What is the transconductance for the JFET at the point shown?

$$g_{m} = \frac{\Delta I_{\rm D}}{\Delta V_{\rm GS}} = \frac{5.7 \text{ mA} - 3.7 \text{ mA}}{-0.7 \text{ V} - (-1.3 \text{ V})}$$
$$= \frac{2.0 \text{ mA}}{0.6 \text{ V}} = 3.33 \text{ mS}$$



Electrical C	Characteristics TA = 25°C unless other	wise noted				
Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
OFECHA	BACTERISTICS					
V _{(BR)GSS}	Gate-Source Breakdown Voltage	$I_G = 10 \mu A, V_{DS} = 0$	- 25			V
IGSS	Gate Reverse Current	$V_{GS} = -15 V, V_{DS} = 0$ $V_{GS} = -15 V, V_{DS} = 0, T_A = 100^{\circ}C$			- 1.0 - 200	nA nA
V _{GS(off)}	Gate-Source Cutoff Voltage	V _{DS} = 15 V, I _D = 10 nA 5457 5458 5459	- 0.5 - 1.0 - 2.0		- 6.0 - 7.0 - 8.0	V V V
V _{GS}	Gate-Source Voltage			- 2.5 - 3.5 - 4.5		V V V
	ACTERISTICS Zero-Gate Voltage Drain Current*	V _{DS} = 15 V, V _{GS} = 0 5457	1.0	3.0	5.0	mA
		5458 5459	2.0 4.0	6.0 9.0	9.0 16	mA mA
SMALL SI	GNAL CHARACTERISTICS	•				
Jts	Forward Transfer Conductance*	V _{DS} = 15 V, V _{GS} = 0, f = 1.0 kHz 5457 5458 5459	1000 1500 2000		5000 5500 6000	μmhos μmhos μmhos
gos	Output Conductance*	$V_{DS} = 15 V$, $V_{GS} = 0$, f = 1.0 kHz		10	50	μmhos
Ciss	Input Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0, \text{ f} = 1.0 \text{ MHz}$		4.5	7.0	pF
Crss	Reverse Transfer Capacitance	$V_{DS} = 15 V$, $V_{GS} = 0$, f = 1.0 MHz		1.5	3.0	pF
NF	Noise Figure	$V_{DS} = 15 V$, $V_{GS} = 0$, f = 1.0 kHz, R _G = 1.0 megohm, BW = 1.0 Hz			3.0	dB

*Pulse Test: Pulse Width \leq 300 ms, Duty Cycle \leq 2%

Summary

JFET Input Resistance

The input resistance of a JFET is given by: $R_{IN} = \frac{V_{GS}}{I_{CSS}}$

where I_{GSS} is the current into the reverse biased gate. JFETs have very high input resistance, but it drops when the temperature increases.

Example:

Compare the input resistance of a 2N5485 at 25 °C and at 100 °C. The specification sheet shows that for $V_{GS} = -20$ V, $I_{GSS} - 1$ nA at 25 °C and 0.2 μ A at 100 °C. **Solution:** At 25 °C, $R_{IN} = \left| \frac{V_{GS}}{I_{GSS}} \right| = \left| \frac{20 \text{ V}}{1 \text{ nA}} \right| = 20 \text{ G}\Omega!$ At 100 °C, $R_{IN} = \left| \frac{V_{GS}}{I_{GSS}} \right| = \left| \frac{20 \text{ V}}{0.2 \ \mu\text{A}} \right| = 100 \text{ M}\Omega$

Summary

JFET Biasing

Self-bias is simple and effective, so it is the most common biasing method for JFETs. With self bias, the gate is essentially at 0 V. An *n*-channel JFET is illustrated. The current in $R_{\rm S}$ develops the necessary reverse bias that forces the gate to be less than the source. **Example:** Assume the resistors are as shown and the

Assume the resistors are as shown and the drain current is 3.0 mA. What is V_{GS} ? **Olution:** $V_G = 0 \text{ V}; V_S = (3.0 \text{ mA})(330 \Omega) = 0.99 \text{ V}$ $V_{GS} = 0 - 0.99 \text{ V} = -0.99 \text{ V}$





JFET Biasing

You can use the transfer curve to obtain a reasonable value for the source resistor in a self-biased circuit.

What value of $R_{\rm S}$ should you use to set the Q point as shown?

Solution:

The *Q* point is approximately at $I_{\rm D} = 4.0$ mA and $V_{\rm GS} = -1.25$ V.

 $R_{\rm s} = \left| \frac{V_{\rm GS}}{I_{\rm D}} \right| = \frac{1.25 \text{ V}}{3.0 \text{ mA}} = 375 \Omega$



Graphical Analysis of a Self-Biased JFET

Summan



Q-point of the circuit as shown, where $I_D = 5.07$ mA and $V_{GS} = -2.3$ V.

Electronic Devices, 9th edition Thomas L. Floyd



JFET Biasing

Voltage-divider biasing is a combination of a voltage-divider and a source resistor to keep the source more positive than the gate.

 $V_{\rm G}$ is set by the voltage-divider and is independent of $V_{\rm S}$. $V_{\rm S}$ must be larger than $V_{\rm G}$ in order to maintain the gate at a negative voltage with respect to the source.

Voltage-divider bias helps stabilize the bias for variations between transistors.





JFET Biasing

A graphical analysis of voltage-divider biasing is illustrated. A typical transconductance curve for the 2N5485 is shown with $I_{\text{DSS}} = 6.5 \text{ mA}$ and $V_{\text{GS(off)}} = -2.2 \text{ V}$. $+V_{\rm DD}$ +12 VStart with $V_{\rm G}$: $I_{\rm D}$ (mA) The Q-point $V_{\rm G} = 2.79 \, {\rm V}$ is read from 8.0 $\geq R_1$ > 3.3 MΩ $R_{\rm D}$ 820 Ω $V_{\rm C}/R_{\rm S} = 2.79 \, {\rm mA}$ the plot. It is 6.0 3.3 mA and Connect the 2N5485 2.79 V -0.7 V. points to 4.0 establish the $\hat{S} = \frac{R_{\rm S}}{1.0 \, \rm k\Omega}$ 2.0 R₂ 1.0 MΩ load line. $-V_{\rm GS} - -3$ V_{GS} 0 -2 +1+2

Electronic Devices, 9th edition Thomas L. Floyd



Q-Point Stability



Electronic Devices, 9th edition Thomas L. Floyd



Current-Source Bias



Electronic Devices, 9th edition Thomas L. Floyd

Summary

JFET Biasing

An even more stable form of bias is current-source bias. The current-source can be either a BJT or another FET. With current-source biasing, the drain current is essentially independent of V_{GS} .

In this circuit Q_2 serves as a current source for Q_1 . An advantage to this particular circuit is that the output can be adjusted (using R_{S2}) for 0 V DC.



Electronic Devices, 9th edition Thomas L. Floyd

Summary/

JFET Ohmic Region

As described before, the ohmic region is between the origin and the active region. A JFET operated in this region can act as a variable resistor.

Data from an actual FET is shown. The slopes (which represent conductance) of successive V_{GS} lines are different in the ohmic region. This difference is exploited for use as a voltage controlled resistance.





JFET Ohmic Region



Thomas L. Floyd

EXAMPLE 8–14

An *n*-channel JFET is biased in the ohmic region as shown in Figure 8–32. The graph shows an expanded section of the load line in the ohmic region. As V_{GS} is



varied from 0 V to -3 V as indicated, assume that the graph shows the following Q-point values:

 $Q_0: I_D = 0.360 \text{ mA}, V_{DS} = 0.13 \text{ V}$ $Q_1: I_D = 0.355 \text{ mA}, V_{DS} = 0.27 \text{ V}$ $Q_2: I_D = 0.350 \text{ mA}, V_{DS} = 0.42 \text{ V}$ $Q_3: I_D = 0.33 \text{ mA}, V_{DS} = 0.97 \text{ V}$

Determine the range of $R_{\rm DS}$ as $V_{\rm GS}$ is varied from 0 V to -3 V.

Solution

$$Q_{0}: R_{\rm DS} = \frac{V_{\rm DS}}{I_{\rm D}} = \frac{0.13 \text{ V}}{0.360 \text{ mA}} = 361 \Omega$$

$$Q_{1}: R_{\rm DS} = \frac{V_{\rm DS}}{I_{\rm D}} = \frac{0.27 \text{ V}}{0.355 \text{ mA}} = 760 \Omega$$

$$Q_{2}: R_{\rm DS} = \frac{V_{\rm DS}}{I_{\rm D}} = \frac{0.42 \text{ V}}{0.27 \text{ mA}} = 1.2 \text{ k}\Omega$$

$$Q_{3}: R_{\rm DS} = \frac{V_{\rm DS}}{I_{\rm D}} = \frac{0.6 \text{ V}}{0.26 \text{ mA}} = 2.9 \text{ k}\Omega$$

er Saddle River, NJ, 07458.

When $V_{\rm GS}$ is varied from 0 V to -3 V, $R_{\rm DS}$ changes from 361 Ω to 2.9 k Ω .

Electronic Devices, 9th Thomas L. Floyd

Summary

JFET Ohmic Region

Here is a circuit in which the JFET is used as a variable resistor. Notice that that the drain is connected through a capacitor, which means the JFET's *Q*-point is at the origin.

The gain of the BJT depends on the dc voltage setting of V_{GG} .



Electronic Devices, 9th edition Thomas L. Floyd

Summary/

The MOSFET

The metal oxide semiconductor FET uses an insulated gate to isolate the gate from the channel. Two types are the enhancement mode (E-MOSFET) and the depletion mode (D-MOSFET).

An E-MOSFET has no channel until it is induced by a voltage applied to the gate, so it operates only in enhancement mode. An *n*channel type is illustrated here; a positive gate voltage induces the channel.



Summary

The MOSFET

The D-MOSFET has a channel that can is controlled by the gate voltage. For an *n*-channel type, a negative voltage depletes the channel; and a positive voltage enhances the

channel.

A D-MOSFET can operate in either mode, depending on the gate voltage.



© 2012 Pearson Education. Upper Saddle River, NJ, 07458. All rights reserved.

Electronic Devices, 9th edition Thomas L. Floyd



The MOSFET

MOSFET symbols are shown. Notice the broken line representing the E-MOSFET that has an induced channel. The *n* channel has an i**n**ward pointing arrow.



Electronic Devices, 9th edition Thomas L. Floyd

Summary/

The MOSFET

The transfer curve for a MOSFET is has the same parabolic shape as the JFET but the position is shifted along the *x*-axis. The transfer curve for an *n*-channel E-MOSFET is entirely in the first quadrant as shown. $I_{\rm b}$

The curve starts at $V_{GS(th)}$, which is a nonzero voltage that is required to have channel conduction. The equation for the drain current is

 $I_{\rm D} = K \left(V_{\rm GS} - V_{\rm GS(th)} \right)^2$



Electronic Devices, 9th edition Thomas L. Floyd

EXAMPLE 8–16

The datasheet (see www.fairchild.com) for a 2N7002 E-MOSFET gives $I_{D(on)} = 500 \text{ mA}$ (minimum) at $V_{GS} = 10 \text{ V}$ and $V_{GS(th)} = 1 \text{ V}$. Determine the drain current for $V_{GS} = 5 \text{ V}$.

Solution First, solve for *K* using Equation 8–4.

$$K = \frac{I_{\rm D(on)}}{(V_{\rm GS} - V_{\rm GS(th)})^2} = \frac{500 \,\mathrm{mA}}{(10 \,\mathrm{V} - 1 \,\mathrm{V})^2} = \frac{500 \,\mathrm{mA}}{81 \,\mathrm{V}^2} = 6.17 \,\mathrm{mA/V^2}$$

Next, using the value of K, calculate I_D for $V_{GS} = 5$ V.

 $I_{\rm D} = K(V_{\rm GS} - V_{\rm GS(th)})^2 = (6.17 \text{ mA}/\text{V}^2)(5 \text{ V} - 1 \text{ V})^2 = 98.7 \text{ mA}$

Electronic Devices, 9th edition Thomas L. Floyd

Summary

The MOSFET

Recall that the D-MOSFET can be operated in either mode. For the *n*-channel device illustrated, operation to the left of the *y*-axis means it is in depletion mode; operation to the right means is in enhancement mode.

As with the JFET, I_D is zero at $V_{GS(off)}$. When VGS is 0, the drain current is IDSS, which for this device is *not* the maximum current. The equation for drain current is

$$I_{\rm D} \cong I_{\rm DSS} \left(1 - \frac{V_{\rm GS}}{V_{\rm GS(off)}} \right)$$





MOSFET Biasing

E-MOSFETs can be biased using bias methods like the BJT methods studied earlier. Voltage-divider bias and drain-feedback bias are illustrated for *n*-channel devices.



Electronic Devices, 9th edition Thomas L. Floyd



MOSFET Biasing

The simplest way to bias a D-MOSFET is with zero bias. This works because the device can operate in either depletion or enhancement mode, so the gate can go above or below 0 V.



Electronic Devices, 9th edition Thomas L. Floyd

EXAMPLE 8–18

Determine V_{GS} and V_{DS} for the E-MOSFET circuit in Figure 8–47. Assume this particular MOSFET has minimum values of $I_{D(on)} = 200$ mA at $V_{GS} = 4$ V and $V_{GS(th)} = 2$ V.





Solution For the E-MOSFET in Figure 8–47, the gate-to-source voltage is

$$V_{\rm GS} = \left(\frac{R_2}{R_1 + R_2}\right) V_{\rm DD} = \left(\frac{15 \,\mathrm{k}\Omega}{115 \,\mathrm{k}\Omega}\right) 24 \,\mathrm{V} = 3.13 \,\mathrm{V}$$

To determine V_{DS} , first find K using the minimum value of $I_{\text{D(on)}}$ and the specified voltage values.

$$K = \frac{I_{\rm D(on)}}{(V_{\rm GS} - V_{\rm GS(th)})^2} = \frac{200 \,\mathrm{mA}}{(4 \,\mathrm{V} - 2 \,\mathrm{V})^2} = \frac{200 \,\mathrm{mA}}{4 \,\mathrm{V}^2} = 50 \,\mathrm{mA}/\mathrm{V}^2$$

Now calculate I_D for $V_{GS} = 3.13$ V.

$$I_{\rm D} = K(V_{\rm GS} - V_{\rm GS(th)})^2 = (50 \text{ mA/V}^2)(3.13 \text{ V} - 2 \text{ V})^2$$

= (50 mA/V²)(1.13 V)² = 63.8 mA

Finally, calculate $V_{\rm DS}$.

Electronic Devices, 9th edition Thomas L. Floyd $V_{\rm DS} = V_{\rm DD} - I_{\rm D}R_{\rm D} = 24 \text{ V} - (63.8 \text{ mA})(200 \Omega) = 11.2 \text{ V}$

e River, NJ, 07458.

Selected Key Terms

JFET Junction field-effect transistor; one of two major types of field-effect transistors.

Drain One of three terminals of a FET analogous to the collector of a BJT.

Source One of three terminals of a FET analogous to the emitter of a BJT.

Gate One of three terminals of a FET analogous to the base of a BJT.

Selected Key Terms

TransconductanceThe ratio of a change in drain current to a (g_m) change in gate-to-source voltage in a FET.

- **MOSFET** Metal oxide semiconductor field effect transistor; one of two major types of FETs; sometimes called IGFET.
- **Depeletion** In a MOSFET, the process of removing or depleting the channel of charge carriers and thus decreasing the channel conductivity.

Enhancement In a MOSFET, the process of creating a channel or increasing the conductivity of the channel by the addition of charge carriers.

Electronic Devices, 9th edition Thomas L. Floyd



1. If an *n*-channel JFET has a positive drain voltage and the gate-source voltage is zero, the drain current will be

a. zero

b. I_{DSS}

c. I_{GSS}

d. none of the above



2. For a JFET, two voltages with the same magnitude but opposite signs are

a. $V_{\rm D}$ and $V_{\rm p}$

b. $V_{\rm D}$ and $V_{\rm S}$

c. $V_{\text{GS(th)}}$ and V_{cutoff}

d. $V_{\rm p}$ and $V_{\rm GS(off)}$

Electronic Devices, 9th edition Thomas L. Floyd



3. A set of characteristic curves for a JFET are shown. The blue lines represent different values of



Electronic Devices, 9th edition Thomas L. Floyd



4. Transconductance can be expressed as

a.
$$g_m = \frac{\Delta I_D}{\Delta V_{GS}}$$

b.
$$g_m = \frac{\Delta I_G}{\Delta V_{\rm DS}}$$

c.
$$g_m = \frac{\Delta I_D}{\Delta V_{DS}}$$

d. $g_m = \frac{\Delta I_G}{\Delta V_{GS}}$

Electronic Devices, 9th edition Thomas L. Floyd



5. JFETs *cannot* be biased usinga. self bias

b. voltage-divider bias

c. zero bias

d. current-source bias



6. The JFET operating point in the circuit shown is

a. at the origin

b. at I_{sat} c. at V_{CC} d. undefined



Electronic Devices, 9th edition Thomas L. Floyd



7. The JFET in this circuit acts like a(n)

a. voltage source

b. amplifierc. capacitor

d. resistor





8. The symbol for a *p*-channel E-MOSFET is



Electronic Devices, 9th edition Thomas L. Floyd



9. The transfer curve shown is for an *n*-channel

a. E-MOSFET
b. D-MOSFET
c. JFET
d. all of the above



Electronic Devices, 9th edition Thomas L. Floyd



10. A type of FET that can use the same bias method as a BJT is a(n)

a. E-MOSFET b. D-MOSFET c. JFET

d. all of the above



Answers:				
1. b	6. a			
2. d	7. d			
3. b	8. b			
4. a	9. a			
5. c	10. a			

Electronic Devices, 9th edition Thomas L. Floyd