R	Д,		2	5	J	ł	2			ų		5				5	ł	U				5		
10			1	1	2		1	1		2	2			4	1		8	1				~	ě.	-
	<u>s</u> -1		2	Z.	2	1	2	×.	2		1	1	1	2	8		÷	1	6	ě.	-	2	6	1
	23	1	×.	ž.		2	2	1	3		8	2		S.	8	ě.	÷		ē.	ā			6	-
			1	2	1	1	2	3	1	2	2	12	2	2	Ζ.	2	2	1	1	4	-	100	ě.	
			2	6	è.		2									16		2	2	2	-			
the state					5			-								-		2	2					-
100				X	P	1	-	2	ě.			1	ě.	÷	2	-	ž	н		-				100
			2	2		15	ς.			1	1	x							2	7.	-			
100							2	6	۶.	۶.	1	1	2	3	2	۰.				1				
				2	1	15	۰.	2	ς.	1	1	1	1	1	۰.	-		1		2				
			2							ς.	1	х	2	۰.		-	2	X.		2	-			
-		2		2	1	þ1	1	2	1			2	6				1		Č.	2				
- C - S			2	2	П	D1		X									D	х	Н	2				
- 0)			1	2	1	Ľ.	2		1	2	6					1	П	х	2	1				
10	2		2	1	1				2	6	1	1						1	1	1		6		
		1	2		T	10-	-	2	c	1	1	х	т	2	C.	-		Ľ.	2	1				-
					1	M	2	6	L	L	1	1	х	1		Č.	1	1			1			1
-			7		1	12	Č.,		Υ.	Γ.	Ť	ĩ.			1		1	E.	2	X	1	1		
	1	1000	2	2	В		-	9	2	-				-	-		2	3	2	2	1	2		
				8	7		-	2	-		-				2	2			0	*	-	-		
	1	100		2		-	2	2	-	1		1	1	1	1	1				< 1	1	1	1	1
		92		1	1	1	1	1	1	1	1	1	Ľ.	K	N	K	i.	R	2	1	1	1	2	-
	2.1	2	2	2	5	2	2	1	1		1	1	1	Ľ.	1	1	2	-	2	1	1	1	Ľ.	-
	1		2	2	2	1	1	3	1	11	1	1		1	1	1	×.	2	2	2		1	9	1
1000		10		1	1	12				1.1			1	1		1	1	1	1	2	2	-	1	1
		P	1		-	1	1	1	R	Ч	F	P	P	P	P	P	H	P	P	Р	P	H	2	>

## Electronic Packaging Technologies

Sergio Lopez-Buedo, Eduardo Boemo Universidad Autonoma de Madrid e-mail: sergio.lopez-buedo@uam.es




Electronic Packaging Technologies


**Introduction to Electronic Packaging** 

- Electronic Packaging is a multi-disciplinary subject
  - Mechanical, Electrical and Industrial Engineering, Chemistry, Physics and even Marketing
- Electronic Packaging: Housing and interconnection of integrated circuits to form electronic systems
- Electronic Packaging must provide
  - Circuit support and protection
  - Heat dissipation
  - Signal distribution
  - Manufacturability and serviceability
  - Power distribution





## **Hierarchy of Interconnection Levels**



Level 0


 Gate-to-gate interconnections on the silicon die


- Level 1
  - Connections from the chip to its package
- Level 2
  - PCB, from component to component or to external connector
- Level 3
  - Connections between PCBs, including backplanes or motherboards
- Level 4
  - Connections between subassemblies, for example a rack


Level 5

- Connections between physically separate systems, using for example an Ethernet LAN











## **Through-Hole Benefits and Drawbacks**


- The pins of the components go through the previously drilled PCB holes
- Benefits
  - Easy to solder, either automatically (wave) or by hand
  - Easy to desolder and test
  - Implement interconnections between upper and lower layers (vias) in nonplated hole technologies
- Drawbacks
  - Signals must necessarily go through all PCB layers
  - Low density due to minimum pin diameter and only one-sided mounting






## Surface-Mount Technology (SMD)







## Chip Scale Packages (CSP)


• Chip Scale Package, or CSP, based on IPC/JEDEC J-STD-012 definition, is a single-die, direct surface mountable package with an area of no more than 1.2 times the original die area








## First Step of Packaging: The Silicon Wafer




- The problem: How do I know that the chip is going to work before packaging it?
- Solution: Test it. But this is not easy to achieve...
  - Probing pads 150 µm away
  - Area array pads
  - Powering the chip
  - Removing the heat it generates
  - Testing it in a reasonable time
- Only a limited testing (if any) is usually performed, full testing is done after packaging





## Wafer Preparation and Dicing



Wafers are mounted on a laminating tape that adheres to the back of the wafer. It holds the wafer throughout the dicing and the die attaching process.

The die-sawing machine using a diamond saw blade saws the wafer into the individual die/pellet on the adhesive backing tape. Deionized water and CO2 bubbles are dispensed on the wafer to remove silicon dust/debris besides lubricating and cooling down the blade






## **Die Attach and Wire Bonding**



The die attach machine will pick up the die and deposit it on the frame. It may utilize the wafer mapping method to pick up only good die. For most processes, die attach materials like gold or lead-tin based solder wires or silver epoxy paste potting on the frame are required prior to die bonding process.

Either Au or Al wires are used depending on application. Bonded one at a time, the wire is fed through a ceramic capillary. With a good combination of temperature and ultrasonic energy, a good metalized wire bond is formed.






**Electronic Packaging Technologies** 



The moulding process aims to encapsulate the whole wire bonded die against exposure to contamination and other physical damages. The lead frames that hold the dies are placed in individual cavities which are filled with liquid resin.





This step provides a layer of Tin Lead solder on the lead frame for making easier the PCB assembly process. Lead free finishing with Tin Bismuth plating or Tin Copper dipping can also be used.



## Marking and Lead Trim/Form



Marking is the coding process that writes customer's corporate and product identification code on a packaged device. It commonly uses a laser-based machine

> The final process is to trim away the leads of the packaged device from the frame strip. The leads are cut and formed mechanically to the specified shape




**Electronic Packaging Technologies** 

## Chip Attachment to the Package Substrate

- The die attachment compound should provide
  - Electrical grounding
  - Thermal dissipation
- There are three alternatives
  - Soft Solder Die Attach: This process uses a solder material to bond the die to the lead frame. The solder is introduced as a wire preform and melted onto the hot lead frame surface as a liquid solder dot.
  - Epoxy Die Attach: Epoxy die attach is the most commonly used process. Usually silver-loaded polymers are used, but the term generally encompasses the use of other adhesives, such as polyimide- or silicone-based materials.
  - Metal-filled glasses: Less used because the high temperatures needed, but have been used in ceramic packages
- Points to pay attention to: Different CTEs, fatigue, creeps




## **Chip-Package Connection: Wire Bonding**



- The wires are made of low resistivity alloys or doped metals
  - Gold and aluminum
  - Also copper and silver
  - Typically 25 µm diameter for logic devices




- Connections are made from the chip to the pad frame via thin wires
  - Typically 100x100 µm metal pads on 200 µm pitch
  - Mechanical bonding of one pin at a time (sequential)



**Electronic Packaging Technologies** 


Drawbacks of Wire Bonding



- Slow process
  - One pin at a time
  - Speeds from 4 to 10 wires per second
- Pads are limited to the chip periphery
  - Low pad density and reduced pad pitch
  - Up to approx 500 pads
- Electrical limitations
  - High inductance (~1nH) of wires (~10nH plus pins)
  - Crosstalk between adjacent wires



## Chip-Package Connection: TAB




- Tape automated bonding
  - The interconnections are patterned on a multilayer polymer tape.
  - The tape is positioned above the `bare die' so that the metal tracks (on the polymer tape) correspond to the bonding sites on the die
- Advantages over wire bonding
  - Smaller and closer pads: higher density, up to 850 pins
  - Better electrical characteristics
  - Faster procedure but more expensive machinery


Electronic Packaging Technologies

23


# <section-header><complex-block><text>








Core-Limited




Pad-Limited




Area-Array Pads






Underfill Epoxy Adhesive Epoxy So






**Electronic Packaging Technologies** 



## Materials Used in Electronic Packaging


Material	Application
Semiconductors	Si, GaAs
Metals	Solders for interconnects (Sn-Pb, Sn-Ag; gold wirebonds; copper leadframes (Kovar, CuBe, Alloy 42); copper traces in substrates; tungsten, molybdenum traces in co-fired ceramics; Ag, Au, Pd for thin/thick films on ceramics; and nickel diffusion barrier metallizations.
Ceramics	Al <sub>2</sub> O <sub>3</sub> substrates modified with BaO, SiO <sub>2</sub> , CuO,etc.; SiN dielectrics; diamond heat sinks.
Polymers	Epoxies (overmold); filled epoxies (overmold); silica-filled anhydride resin (underfills); conductive adhesives (die bonding, interconnects); laminated epoxy/glass substrates; polyimide dielectric; benzoyclobutene; silicones; and photosensitive polymers for photomasks.
Glasses	SiO <sub>2</sub> fibers for optoelectronics; silicate glasses for sealing; borosilicate glass substrates; and glass fibers for epoxy/glass substrates (F4-4).







- Alloys are compounds consisting of more than one metal
  - Adding other metals can affect the density, strength, fracture toughness, plastic deformation, electrical conductivity and environmental degradation
- Unlike pure metals, many alloys do not have a single melting point.
  - Instead, they have a melting range in which the material is a mixture of solid and liquid phases.
  - Alloys can be designed with a single melting point, and these are called eutectic mixtures
  - Example: 63%Sn, 37%Pb




 La
 Ce
 Pr
 Md
 Pm
 Sm
 Eu
 Gd
 Th
 Dy
 Ho
 Er
 Tm
 Yh
 Lu


 Åc
 Th
 Pa
 U
 Np
 Pi
 Am
 Cm
 Bk
 Cf
 Es
 Fm
 Md
 No
 Lr

 Åc
 Th
 Pa
 U
 Np
 Pi
 Am
 Cm
 Bk
 Cf
 Es
 Fm
 Md
 No
 Lr










## **RoHS Directive**

- "Directive on the restriction of the use of certain hazardous substances in electrical and electronic equipment"
  - 2002/95/EC, took effect July 1st, 2006
- Forbidden substances:
  - Lead
  - Mercury
  - Cadmium
  - Hexavalent chromium (Cr6+)
  - Polybrominated biphenyls (PBB)
  - Polybrominated diphenyl ether (PBDE)




- Limits do not apply to the weight of the finished product
- But to any single substance that could be separated mechanically



Electronic Packaging Technologies

Ceramics


- **Ceramics:** Often broadly defined as any inorganic nonmetallic material. Examples of such materials can be anything from NaCl (table salt) to clay (a complex silicate).
  - Metallic plus nonmetallic elements joined together by ionic and/or covalent bonds
  - Crystalline, polycrystalline or amorphous. The last one is sometimes treated as a different category, glasses
- Glasses: An inorganic nonmetallic amorphous material (does not have a crystalline structure). Examples of glasses range from bottles to the extremely high purity silica glass in optical fibers.





## **Properties of Ceramics and Glasses**

- · High melting temperature
- Low density
- High strength and Hardness
- Water resistance
- Corrosion resistance
- Many ceramics are good electrical and thermal insulators
  - Graphite: electrical and thermal conductor
- · Low to null ductility
- Low fracture toughness
- Some ceramics have special properties:
  - Magnetic materials
  - Piezoelectric materials
  - Superconductors at very low temperatures





37

Electronic Packaging Technologies


## **Plastics: Polymers**

- Poly-mer = "several-parts"
  - Typically organic materials
  - But could be inorganic like silicones
  - Offer poor protection levels
  - But they are cost effective
- Electrical characteristics
  - High resistivity (insulator)
  - Low dielectric constant (<4)</li>
- Thermal characteristics
  - Bad thermal conductivity
  - Low coefficient of thermal expansion (CTE) for T<Tg</li>
  - Thermal stability up to 300 °C for some compounds
- Good mechanical properties
- High water and solvent absorption
- Good adhesion









## **Characteristics of a Package**

- Thermal performance
  - Ability to dissipate the heat generated by the IC
- · Signal integrity
  - To ensure that the package parasitic inductances and capacitances do not distort the I/O signals
- Power distribution
  - The package must be able to supply enough current for the IC to work, and it must be also capable of handling the highest current peaks

- Manufacturability
  - The best package is useless if it cannot be soldered. It should not require excessive handling precautions
- Testability
  - To check if all pins have been correctly soldered. It is also about its prototyping capabilities
- Reliability
  - The package must provide a good long-term reliability even in the harshest environments

All this features should be achieved at a reasonable COST



## <text><image><equation-block><list-item>

$$T_J = T_A + \theta_{JA} P_D$$




Electronic Packaging Technologies

41

## **Thermal Resistances**


• The thermal model of a package can be very complex:





 Moreover, it may have a heat sink over it, or a forced flux of air, etc.. So the thermal resistance is often splitted into resistance from junction-to-case and from case-to-ambient:


$$\theta_{JA} = \theta_{JC} + \theta_{CA}$$

























- When many I/O simultaneously switch from 1 to 0, a sudden current surge goes through the GND leads parasitic inductance, causing the chip ground to "bounce"
- A similar phenomenon happens to Vcc, "Vcc Sag", but historically has been less worrying because the increased voltage margin for ones (in 5V TTL, '0' goes from 0 to 0.8 volts, but a '1' is anything between 2.0 and 5.0 volts)













- While BGAs are good in almost every field
  - Electrical and thermal performance
  - Solderability
  - Their verification capabilities are very poor
    - No access to I/O signals, no way to view the pads to assess the quality of the soldering
    - Automated verification approaches are needed
    - X-Ray inspection may also be needed to ensure the quality of the soldering process, or special optic-fiber cameras
  - Fine-pitch + BGAs = Is prototyping over?
    - Fortunately, there are companies who build sockets for almost everything








































### Advanced Packaging: Multi-Chip-Modules (MCMs)

- Increase integration level of system (smaller size)
- Decrease loading of external signals: Higher performance
- No packaging of individual chips
- Problems with known good die:
  - Single chip fault coverage: 95%
  - MCM yield with 10 chips: (0.95)<sup>10</sup> = 60%
- Problems with cooling
- Expensive









CPU plus separated, on-package, level-2 caches




**Electronic Packaging Technologies** 

## Chip Stacked Packages







## Sources

- Sammakaia, Fundamentals of Electronic Packaging
- T. Di Stefano, Issues Driving Wafer-Level Technologies, Stanford U.
- Renesas Semiconductor Assembly Service
- Frear, Materials Issues in Area-Array Microelectronic Packaging
- Harris & Bushnell, Packages and Power, Rutgers University
- The Nordic Electronics Packaging Guideline
- Brown, Advanced Electronic Packaging: With Emphasis on MCMs
- Additional sources for Images: Xilinx, IBM, Bill Bertram (Wikipedia), Farnell, John Fader (Wikipedia), Philips, Maxim, Intel, Fraunhofer Institute, SMART Group, Hochschule Heilbronn, DRS Test & Energy Management, cpu-world.com, hardwarezone.com, Amkor, TI, coolingzone.com, NASA Office of Logic Design, Altera, Fairchild, Emulation Technology, National Semiconductor, OKI Semiconductor, ASE Malaysia, Pro Systems China, Toshiba

