


Politecnico di Torino - ICT School


# Analog and Telecommunication Electronics

## A1 – MOS and Bipolar transistor

- » MOS structure and characteristic
- » BJT structure and characteristic
- » Large signal models
- » Small signal model


AY 2015-16






## Lesson A1: MOS and BJT devices

- A refresh lesson!
- MOS and BJT structures and characteristic
  - Comparison of structure, parameters, models
  - Emphasis on similarities
- Operating regions
- Large signal models
- Small signal model
- Difference MOS/BJT
  - Some drawings from:
    - » F. Fiori: Introduction to CMOS Analog Circuits.
    - » F. Bonani: High speed Electron Devices slides





## Structure of N- and P-MOS devices

- N-MOS



- P-MOS







## Symbols for MOS devices


- Correspondence with BJT:  $S \rightarrow E$ ;  $G \rightarrow B$ ;  $D \rightarrow C$
- Current flowing in arrow direction

- N-MOS:  
(nnp BJT)





- P-MOS:  
(pnp BJT)






## Structure of NPN and PNP devices



- NPN (N-MOS)




(a) An *npn* transistor




- PNP (P-MOS)



(b) An *pnp* transistor





– (real devices use mostly planar structures)





## Correspondence MOS/BJT devices


- $S \rightarrow E$ ;  $G \rightarrow B$ ;  $D \rightarrow C$
- Current can flow in arrow direction

- N-MOS  
nnp BJT




- P-MOS:  
pnp BJT







## MOS output characteristics

- Operating regions
  - Triode → Low  $V_{DS}$
  - Saturation → Const.  $I_D$  (“active” region in BJT)
  - (cutoff)




$$i_D = \frac{\mu_n C_{ox}}{2} \frac{W}{L} [2(v_{GS} - V_{TH})v_{DS} - v_{DS}^2]$$







## BJT output characteristic



- Operating regions
  - Saturation → Low  $V_{CE}$
  - Active → Constant  $I_C$
  - (cutoff)







## Switch or amplifier?

- Use as amplifier


– BJT: Active region  
 MOS: Saturation


- Switch ON

– BJT: Saturation  
 MOS: Resistive

- Switch OFF


– Cutoff





## Operation in a circuit

- A **LOAD LINE** models the external circuit
- Operating points must be on load line **AND** on device I(V)




$V_{cc}/R_c$

OPERATING POINT

LOAD LINE


$V_{cc}$




## BJT input characteristic and model

- BE junction:
  - Emitter current (approx.)
  - $V_{BE} \approx 0.6 \text{ V}$
- Single model fits all operating regions
- Strong temperature dependence


$$I_F = I_{E0} \left[ \exp \left( \frac{V_{BE}}{V_T} \right) - 1 \right]$$






## MOS models

- Model depends on operating point
  - Low  $V_{GS}$  (sub-threshold):
    - » Exponential
  - Medium  $V_{GS}$ :
    - » Square law
  - High  $V_{GS}$ :
    - » Linear





## MOS transcharacteristic


- No unique  $I_D(V_{GS})$  relation


- Weak inversion: exponential

$$i_D = I_{D0} \frac{W}{L} e^{\frac{v_{GS}}{\eta V_T}}$$

- Strong inversion: quadratic

$$i_D = \mu_n \frac{C_{ox}}{2} \frac{W}{L'} (v_{OD})^2$$







## MOS Triode region

$$v_{OD} \triangleq v_{GS} - V_{TH}. \quad (\text{overdrive voltage})$$


$$i_D = \frac{\mu_n C_{ox}}{2} \frac{W}{L} (2v_{OD}v_{DS} - v_{DS}^2)$$






## MOS as variable resistor

- MOS with low  $V_{DS} \rightarrow r_{DS} = dV_{DS}/dI_D$  depends on  $V_{GS}$
- BJT has fixed  $dV_{CE}/dI_C \rightarrow$  not good as variable resistor




MOS

BJT



## Channel pinch-off




$$i_D = \mu_n \frac{C_{ox}}{2} \frac{W}{L'} (v_{OD})^2$$

$$v_{OD} \triangleq v_{GS} - V_{TH}$$


$$i_D = \mu_n \frac{C_{ox}}{2} \frac{W}{L} (v_{OD})^2 (1 + \lambda v_{DS})$$






## MOS Channel length modulation


- $I_D$  depends on  $V_{DS}$
- Model in saturation region must include an equivalent output resistance  $r_o$
- Similar to Early effect in BJT






## BJT Early effect


- As  $V_{CE}$  increases base region width decreases
  - In the active region,  $I_C$  depends on  $V_{CE}$







## BJT Early voltage

- $r_o$  in small signal model




- Similar to channel length modulation in MOS







# MOS large signal model (saturation)




$$i_D = \mu_n \frac{C_{ox}}{2} \frac{W}{L} (v_{OD})^2 (1 + \lambda v_{DS}).$$

Power MOS-FET






## BJT Ebers-Moll model




$$I_C \approx \frac{qAD_{nB}n_i^2}{N_{AB}L_{nB}} \left[ \sinh \left( \frac{W_B}{L_{nB}} \right) \right]^{-1} \left[ \exp \left( \frac{V_{BE}}{V_T} \right) - 1 \right]$$

$$I_C = I_E = I_S e^{\frac{V_{BE}}{V_T}}$$





# MOS small-signal model




$$i_D = \mu_n \frac{C_{ox}}{2} \frac{W}{L} (v_{GS} - V_{TH})^2$$

$$g_m = \mu_n C_{ox} \frac{W}{L} (v_{OD})$$






## MOS $g_m$ in triode and saturation regions



- Key parameter:  $W/L$





## BJT small-signal model


- If  $V_{BE} \gg V_T$

$$I_C = I_E = I_S e^{\frac{V_{BE}}{V_T}}$$

- Linear approximation (tangent) near an operating point ( $V_{BE0}, I_{B0}$ )
- Simplified models
  - Hibrid
  - Transconductance










## BJT simplified models

- 1) Simplified model for **bias point** analysis (active area)
- 2) Simplified model for **small signal** analysis, CE configuration. Parameters:  
 $h_{fe} i_B$  or  $g_m v_{BE}$

$$g_m = I_C / V_T$$

$$h_{ie} = V_T * h_{fe} / I_C$$






## MOS simplified models


- 1) Bias point analysis with **nonlinear model**
  - Define the parameters to be used for small-signal analysis
  - Use  $I_D(V_{GS})$  equation (order 2 or better model)
  
- 2) Simplified model for small signal analysis (similar to BJT), CS configuration.  
Parameters:

$g_m$ ,  $r_D$


$$g_m = \dots \text{(II ord)}$$

$$r_D = dV_{DS}/dI_D$$





# MOS parasitic capacitances





- $C3 \rightarrow C_{GS}$
- $C4 \rightarrow C_{GD}$

$$C_{GS} \gg C_{GD} > C_{GB}$$


$$C_{GS} \approx C_{ox} L_D W_{eff} + \frac{2}{3} C_{ox} (W_{eff} L_{eff})$$


$$C_{GD} = C_{ox} L_D W_{eff}$$








# BJT Parasitic capacitances






## HF small signal models ( $\pi$ )







## Summary of MOS and BJT models

- **Small signal**
  - BJT, MOS, MOS-FET
  - Same linear model (gm or hybrid)
- **Large signal: same method, different models**
  - BJT: exponential large signal model (rather simple)
  - MOS: lin/exp/quadratic large signal model (complex !)
  - Analytic model for BJT
  - Analytic or heuristic models for MOS
  - Similar effects and countermeasures
    - » Distortion, harmonics, gain compression, ...
    - » Feedback, tuned circuits, ....



# Operating limits: Safe Operating Area





## Evaluation of $P_{D\text{MAX}}$

- Bipolar device:

- $P_D = I_C V_{CE}$ ;

$$V_{CE} = V_{CC} - I_C R_C$$

- Max  $P_D$

$$\text{for } d(P_D)/dI_C = 0 \rightarrow V_{CE} = V_{CC}/2$$

- $P_{D\text{MAX}} = \dots$

- MOS device – same approach:

- $P_D = I_D V_{DS}$ ;

$$V_{DS} = V_{DD} - I_D R_D$$

- Max  $P_D$

$$\text{for } \dots V_{DS} = V_{DD}/2$$


- $P_{D\text{MAX}} = \dots$

- In both cases  $P_D$  has **parabolic shape**

- $P_D = 0$  at cutoff ( $I = 0$ ) and saturation ( $V \approx 0$ )


- Max at the mid-point






## $P_D$ vs operating point

- $P_D$  has **parabolic shape**
  - $P_D = 0$  at cutoff ( $I = 0$ ) and saturation ( $V \approx 0$ )
  - Max at the mid-point
- Critical parameters must be verified for  $P_{DMAX}$ 
  - $V_{CE} = V_{CC} - I_C R_C$
  - $P_{DMAX} = (I_{Cmax} / 2) * (V_{CEmax} / 2);$
- Same shape for MOS
  - Parameters  $I_D, V_{DS}$





## Lesson A1 – final test

- Draw the static  $I_d(V_{ds})$  characteristic of a MOS transistor. Compare with corresponding  $I_c(V_{ce})$  characteristic of BJT.
- Describe the difference between n-channel and p-channel devices.
- Describe a small signal model for MOS and BJT and related parameters.
- Which are the limits of small signal models?
- Draw small signal models for MOS and BJT with parasitic capacitances.
- Compare large signal models for MOS and BJT.
- Describe the difference between analytical and heuristic models.