

Parallel Processing Forum
Paris, March 28, 2002

Embedded systems, architectures,
methodologies, outlook




Andrea Cuomo, Corporate Vice President
Advanced System Technology


A Wide Variety of Terminals




Defining Convergence



Convergence & SoCs Go Hand In Hand



Multimedia Enabled Terminal



From The SIA Roadmap...

On one chip we shall have

**900 M Transistors
10 GHz Clock Rate
175 Watts power**

HOW SHALL WE DO IT ?

Two Paths forward


BRUTE FORCE

- GIPS
- 10's GIPS
- 100's GIPS
- ...
- ALL IN SOFTWARE

SMART


- IDENTIFY SYSTEM INVARIANT
- HARDWIRE INVARIANTS
- SOFTWARE TO PERSONALIZE THE VARIABLE PART

Moore's Law




The Algorithmic Driving Force

Shannon asks for more than Moore can deliver...




IC Design Challenges

Growing Cost per IC




The Verification Challenge




Process Impact on Design

	1.0	0.8	0.7	0.5	0.35	0.25	0.18	0.15	0.13
Area	📄	📄	📄	📄	📄	📄			
Speed	📄	📄	📄	📄	📄	📄	📄	📄	📄
Power				📄	📄	📄	📄	📄	📄
Metal-Migration					📄	📄	📄	📄	📄
Signal Integrity						📄	📄	📄	📄
EMI								📄	📄

IC Shortage in Europe



Challenge



Courtesy of Fred Pollack, Intel
Keynote speech, MICRO-32

Which computing engines?

Motorola ColdFire
Infineon Carmel
TI

DSP

RISC

SuperH,
ARM
MIPS,
Motorola PowerPC

ACM

Quick Silver Tech.

SDF

CISC

Intel x86
Motorola 68K

MISA

VLIW

ST200
Trimedia
TI C6
Motorola/Lucent
StarCore

**Hyper-
threading**

Intel

**Customizable
RISC**

ARC,
Tensilica
paris02

Parallel Processing (1)

Instruction-Level Parallelism



Navigating The Space of Custom Architectures

```
GMEM = 1
SMEM = 2
LMEM = 4
IALU = 16
REG = 512
UNR = 8
TJ = 48.9
xCA~ = 153
```

Each of these is a single architecture choice


Where you go when you cut one parameter in half

ialu 8

KEY TO THE CHOICES INVESTIGATED HERE:

GMEM - Global memory ports (always 1 here)
SMEM - Static memory ports (not currently used)
LMEM - Local memory ports (not currently used)
IALU - Number of integer ALUs
REG - Number of registers
UNR - Optimal number of pixels to consider at once for this architecture choice
TJ - Cycles per pixel (measure of performance)
xCA~ - Factor faster than i960/CA (another measure of performance)

```
GMEM = 1
SMEM = 2
LMEM = 4
IALU = 8
REG = 512
UNR = 8
TJ = 56.2
xCA~ = 137
```



Embedded System Design Turned Right-Side-Up

Traditional CPU Design

BUILD HARDWARE for what you think is a good embedded CPU

BUILD A COMPILER and other system tools for that CPU

give it to the user to **PORT THE USER APPLICATION TO**. Hope the match is good

Right-Side-Up CPU Design


With the user, **PORT THE APPLICATION** to family toolset

ARCHITECT THE CPU and related system tools


BUILD HARDWARE for what you know is a good CPU for the application

A New Design Methodology


Customers' SW investment




Scalability




Portability



The Environment



Multimedia Platform



HW/SW Plug & Play

Functions library

RLC - VLC lib

DCT / iDCT lib

CBR lib

Function implementation

SW Motion Est.

SW API

Motion. Est. lib

HW Motion Est.

μ P

HW 1


HW 2

STBUS


HW/SW Plug & Play

TARGET APPLICATION


IMPLEMENTED SYSTEM



Power Conscious Multistandard Terminal Architecture



Implementation Space




Source: T.Noll, RWTH Aachen

Advanced System Technology

paris02



A New Approach To Design



Parallel Processing (2)

Multiprocessing: the new frontier

- Compilers
- Architectures
- Toolchain




can we leverage grid technology?

The Future of Embedded Systems


CONTENT




APPLICATIONS



PLATFORMS




HARDWARE



Business Models

For a Semiconductor Company

- System house?
- System integrator?
- Solution provider?
- Subsystem provider?
- Technological leader?
- IP provider?
- Foundry?



A Few Things To Do


GSM, XML, DAVIC, DVB, MPEG2, MPEG4, MPEG7, TINA-C, QTP, ATM, WAN, LAN, SONET, SDH, IPVG, COFDM, QAM, QPSK, VLIW, RISC, CISC, GPRS, EDGE, UMTS, CDMA, WBCDMA, ADSL, VDSL, G-LITE, REMPEG, SLIMPEG, SPKI, PKI, SDMI, DVD, MP3, AC-3, BLUETOOTH, USB, ETHERNET, DSS, JPEG, 1394, DOS, WINDOWS, EPoC, OS/2, CD-ROM, BBNT, HOMERF, 802.11, HYPERLAN II, SIRLAN, CRYPTO, ZERO-IF, PRML, AGENTS, LINUX, VXWORKS, TURBOCODES, CORBA, DCOM, JAVASCRIPT, JINI, CSSI, UNIX, SCSI, POSICS, OST, OPENIP, WINCE, CMIP, KERBEROS, WBEM, CA-TV, ITTI, FDMA, DECT, SDR, HSCCSD, SIM, STK, WAP, WAN, PALMOS, GEOS, MAGICLAP, ORBITOR, IS-95, POTS, SS7, T1, CCBS, VPN, GUI, UICC, USIM, DIRECT-X, MMX, MHI, MeXe, 3GPP, APIs, SPS, DWDH, CCBI, QoS, PROXY, VCSEL, UWB, SWANET, MSP, MSC, PCS, MIMOWL, MCFD, ADFED, OPENGL, FDTD, FFT, PDC, HTTP, CTI, DSP, CPU, EPLD, IFFT, TCM...

just to mention a few...

A Global World




Learning From The World



(Source: Doz, Santos, & Williamson, "From Global to Metanational: How Companies Win in the Knowledge Economy", Harvard Business School Press, 2001 forthcoming)

A World of Opportunities



Working With Leaders

ACCESS



SECURITY



VIDEO



AUTOMOTIVE



NETWORKING




STORAGE




IMAGING



Moving Down the Value Chain




The Value-Added Proposition




A World-Class Network of Partnerships



- EDA VENDORS
- IP PROVIDERS
- FOUNDRIES & SUBCONTRACTORS
- COMPETITORS
- START-UPS
- SOFTWARE PROVIDERS
- OPERATORS




World-Class Academic Network



You have to be able to live with a lot of different cultures, and above all you have to get used to the fact that you can't give orders.

P. Drucker

New Organization Models



From The Machine Model To Complex Adaptive Systems

Predictable



Uncertain

Hierarchical



Ambiguous


Defined




Volatile



Leading Convergence





Take part of a lamprey's brain...

Professor Sandro Mussa-Ivaldi's Team
Northwestern University Medical School, Chicago, USA

Central Pattern Generators in the California spiny lobster







FIG. 2. Block diagram for the four dimensional HR neuron used in our experiments. These neurons were designed to replicate the behavior of individual, isolated neurons from the lobster STG. In our experiments they were coupled electrically as well as via an electronic implementation of inhibitory and excitatory chemical synapses.

Courtesy of Henry Abarbanel, Director
 Institute for Nonlinear Science
 University of California, San Diego, USA

Coupling of Biological And Electronic Neurons

- **Succeeded in coupling the e-neurons to the biological neurons, and even in replacing an e-neuron.**



Courtesy of Henry Abarbanel, Director
Institute for Nonlinear Science
University of California, San Diego, USA

**THE MERGE OF MICROMECHANICS,
ELECTRONICS, BIOLOGY, GENETICS
WILL OPEN A COMPLETELY NEW
HORIZON TO MANKIND.
AND TO COMPUTER SCIENCE, TOO.**