

EXPERIMENT.1


INVERTING AND NON-INVERTING AMPLIFIERS USING OP AMPS

AIM: Design and realize Inverting and Non-inverting amplifier using 741 Op-amp.

Apparatus Required: CRO, Function Generator, Bread Board, 741 IC, $\pm 12V$ supply, Resistors $1K\Omega$, $10K\Omega$, and connecting leads.

Theory:

An inverting amplifier using opamp is a type of amplifier using opamp where the output waveform will be phase opposite to the input waveform. The input waveform will be amplified by the factor A_v (voltage gain of the amplifier) in magnitude and its phase will be inverted. In the inverting amplifier circuit the signal to be amplified is applied to the inverting input of the opamp through the input resistance R_1 . R_f is the feedback resistor. R_f and R_{in} together determine the gain of the amplifier. Inverting operational amplifier gain can be expressed using the equation $A_v = -R_f/R_1$. Negative sign implies that the output signal is negated. The circuit diagram of a basic inverting amplifier using opamp is shown below.





The input and output waveforms of an inverting amplifier using opamp is shown below. The graph is drawn assuming that the gain (A_v) of the amplifier is 2 and the input signal is a sine wave. It is clear from the graph that the output is twice in magnitude when compared to the input ($V_{out} = A_v \times V_{in}$) and phase opposite to the input.

Practical inverting amplifier using 741.

A simple practical inverting amplifier using 741 IC is shown below. uA 741 is a high performance and of course the most popular operational amplifier. It can be used in a variety of applications like integrator,

differentiator, voltage follower, amplifier etc. uA 741 has a wide supply voltage range (+/-22V DC) and has a high open loop gain. The IC has an integrated compensation network for improving stability and has short circuit protection. Signal to be amplified is applied to the inverting pin (pin2) of the IC. Non inverting pin (pin3) is connected to ground. R1 is the input resistor and Rf is the feedback resistor. Rf and R1 together sets the gain of the amplifier. With the used values of R1 and Rf the gain will be 10. (Av = -Rf/R1 = 10K/1K = 10). RL is the load resistor and the amplified signal will be available across it. POT R2 can be used for nullifying the output offset voltage. If you are planning to assemble the circuit, the power supply must be well regulated and filtered. Noise from the power supply can adversely affect the performance of the circuit. When assembling on PCB it is recommended to mount the IC on the board using an IC base.



In the inverting amplifier only one input is applied and that is to the inverting input (V2) terminal. The Non inverting input terminal (V1) is grounded.

Since, $V1=0\text{ V}$ & $V2=V_{in}$

$$V_o = -A V_{in}$$

The negative sign indicates the output voltage is 180° out of phase with respect to the input and amplified by gain A.


Practical Non-inverting amplifier using 741:

The input is applied to the non-inverting input terminal and the Inverting terminal is connected to the ground.

$$V1 = V_{in} \text{ \& } V2 = 0 \text{ Volts}$$

$$V_o = A V_{in}$$

The output voltage is larger than the input voltage by gain A & is in phase with the input signal.




NON-INVERTING AMPLIFIER

Procedure:

- 1) Connect the circuit for inverting, non inverting amplifier on a breadboard.
- 2) Connect the input terminal of the op-amp to function generator and output terminal to CRO.
- 3) Feed input from function generator and observe the output on CRO.
- 4) Draw the input and output waveforms on graph paper.



Output Waveform:



Output: Non- Inverting Amplifier



Input and output waveforms of an opamp inverting amplifier (gain assumed to be 2)



RESULT: Hence verified and drawn the operation and respective waveforms of inverting and non-inverting amplifier.

VIVA VOICE QUESTIONS:

1. Define an integrated circuit and classify them.
2. What is an op-amp and what are its types?
3. How to define the symbol of op-amp?
4. What are the various terminals of op-amp 741 IC?
5. What is the operating voltage range of IC 741?

EXPERIMENT.2

OPAMPAPPLICATIONS- ADDER, SUBTRACTOR.

AIM:


To study the applications of IC 741 as adder, subtractor.

APPARATUS:


1. IC 741
2. Resistors ($1K\Omega$)—4
3. Function generator
4. Regulated power supply
5. IC bread board trainer
6. CRO
7. Patch cards and CRO probes

CIRCUIT DIAGRAM

Adder:



Subtractor:



THEORY:

ADDER:

Op-Amp may be used to design a circuit whose output is the sum of several input signals such a circuit is called as summing amplifier or summer. We can obtain either inverting or non-inverting summer.

The circuit diagram shows a two input inverting summing amplifier. It has two input voltages V_1 and V_2 , two input resistors R_1 , R_2 and a feedback resistor R_f .

Assuming that opamp is in ideal conditions and input bias current is assumed to be zero, there is no voltage drop across the resistor R_{comp} and hence then on inverting input terminal is at ground potential. By taking nodal equations.

$$V_1/R_1 + V_2/R_2 + V_0/R_f = 0$$

$$V_0 = -[(R_f/R_1) V_1 + (R_f/R_2) V_2]$$

And here $R_1 = R_2 = R_f = 1\text{K}\Omega$

$$V_0 = -(V_1 + V_2)$$

Thus output is inverted and sum of input.

SUBTRACTOR:

A basic differential amplifier can be used as a subtractor. It has two input signals V_1 and V_2 and two input resistances R_1 and R_2 and a feedback resistor R_f . The input signals scaled to the desired values by selecting appropriate values for the external resistors.

From the figure, the output voltage of the differential amplifier with a gain of '1' is

$$V_0 = -R/R_f(V_2 - V_1)$$

$$V_0 = V_1 - V_2.$$

Also $R_1 = R_2 = R_f = 1\text{K}\Omega$.

Thus, the output voltage V_0 is equal to the voltage V_1 applied to then on inverting terminal minus voltage V_2 applied to inverting terminal. Hence the circuit is subtractor.

OBSERVATIONS:

ADDER:

V_1 (volts)	V_2 (volts)	Theoretical $V_0 = -(V_1 + V_2)$	Practical $V_0 = -(V_1 + V_2)$



SUBTRACTOR:

V ₁ (volts)	V ₂ (volts)	Theoretical V ₀ =(V ₁ -V ₂)	Practical V ₀ =(V ₁ -V ₂)

PROCEDURE:

ADDER:

1. connections are made as per the circuit diagram.
2. Apply input voltage1) V₁=5v, V₂=2v
 - 2) V₁=5v, V₂=5v
 - 3) V₁=5v, V₂=7v.
3. Using Millimeter measure the dc output voltage at the output terminal.
4. For different values of V₁ and V₂ measure the output voltage.

SUBTRACTOR:

1. Connections are made as per the circuit diagram.
2. Apply input voltage1) V₁=5v, V₂=2v
 - 2) V₁=5v, V₂=5v
 - 3) V₁=5v, V₂=7v.
3. Using multi meter measure the dc output voltage at the output terminal.
4. For different values of V₁ and V₂ measure the output voltage.

PRECAUTIONS:

1. Make null adjustment before applying the input signal.
2. Maintain proper V_{cc} levels.

RESULT: Performed and tabulated the addition and subtraction operation on IC 741 op-amp.

VIVA-VOICE QUESTIONS:

1. What are an adder and subtractor?
2. Write the formulae for sum of three inputs for an op-amp.
3. What are the various DC characteristics of op-amp?
4. What are the various AC characteristics of op-amp?

EXPERIMENT.3

OPAMPAPPLICATIONS-COMPARATOR CIRCUITS


AIM:

To study the applications of IC 741 as comparator.

APPARATUS:

1. IC 741
2. Resistors ($1K\Omega$)—4
3. Function generator
4. Regulated power supply
5. IC bread board trainer
6. CRO
7. Patch cards and CRO probes

CIRCUIT DIAGRAM





THEORY:

COMPARATOR:

A comparator is a circuit which compares a signal voltage applied at one input of an op-amp with a known reference voltage at the other input. It is basically an open loop op-amp with output $\pm V_{sat}$ as in the ideal transfer characteristics.

It is clear that the change in the output state takes place with an increment in input V_i of only 2mv. This is the uncertainty region where output cannot be directly defined. There are basically 2 types of comparators.


1. Non inverting comparator and.
2. Inverting comparator.

The applications of comparator are zero crossing detector, window detector, time marker generator and phase meter.

OBSERVATIONS:

Voltage input	V_{ref}	Observed square

MODEL GRAPH:



PROCEDURE:

1. Connections are made as per the circuit diagram.
2. Select the sine wave of 10V peak to peak, 1K Hz frequency.



3. Apply the reference voltage 2V and trace the input and output wave forms.
4. Superimpose input and output waveforms and measure sine wave amplitude with reference to V_{ref} .
5. Repeat steps 3 and 4 with reference voltages as 2V, 4V, -2V, -4V and observe the waveforms.
6. Replace sine wave input with 5V dc voltage and $V_{ref}=0V$.
7. Observe dc voltage at output using CRO.
8. Slowly increase V_{ref} voltage and observe the change in saturation voltage.

PRECAUTIONS:

1. Make null adjustment before applying the input signal.
2. Maintain proper V_{cc} levels.

RESULT: Hence performed comparison of time varying signal with a known reference voltage and drawn graphs

VIVA-VOICE QUESTIONS:

1. What is a comparator?
2. What is reference voltage?
3. Classify comparators?



EXPERIMENT.4

OP-AMP741 AS INTEGRATOR

AIM:

To design and test an op-amp integrator

EQUIPMENTSANDCOMPONENTS:

APPARATUS

1. DC power supply	1 No.
2. CRO	1 No
3. BreadBoard	1No
4. FunctionGenerator-	1 No.


COMPONENTS:

1. 15 k Ω Resistor– 2 No.
2. 820 Resistor– 1 No.
3. 1.5 k Ω Resistor– 1 No.
4. 0.01 F Capacitor-2No
5. 0.5nF Capacitor-1No
6. IC741 - 1 No.

THEORY

The operational amplifier can be used in many applications. It can be used as differentiator and integrator. In integrator the circuit performs the mathematical operation of integration that is the output wave form is the integrative of the input waveform or good integration, one must ensure that the time period of the input signal is smaller than or equal to $RfC1$.the practical integrator eliminates the problem of instability and high frequency noise.

CIRCUITDIAGRAM:





PROCEDURE:

1. connect the integrator circuit as shown in fig.adjust the signal generator to produce a 5 volt peak sine wave at100 Hz.
2. observe input V_i and V_o simultaneously on the oscilloscope measure and record the peak value of V_o and the phase angle of V_o with respect to V_i .
3. Repeat step2 while increasing the frequency of the input signal. Find the maximum frequency at which circuit offers differentiation. Compare it with the calculated value of f_a Observe & sketch the input and output for square wave.
4. Connect the integrator circuit shown in Fig2.Set the function generator to produce a square wave of 1V peak-to-peak amplitude at 500Hz.View simultaneously output V_o and V_i .
5. Slowly adjust the input frequency until the output is good triangular waveform. Measure the amplitude and frequency of the input and output waveforms.
6. Verify the following relationship between R_1C_f and input frequency for good integration $f > f_a$ & $T < R_1C_1$ Where R_1C_f is the time constant
7. Now set the function generator to a sine wave of 1V peak-to-peak and frequency 500Hz. adjust the frequency of the input until the output is a negative going cosine wave. Measure the frequency and amplitude of the input and output waveforms.

OBSERVATIO

NS:

1. The time period and amplitude of the output waveform of differentiator circuit
2. The time period and amplitude of the integrator waveform

CALCULATIONS:

Integrator: Design an integrator that integrates a signal whose frequencies are between1 KHz and10 KHz.

$$f_b = \frac{1}{2R_1C_f}$$

The frequency at which the gain is 0 dB.

$$f_a = \frac{1}{2R_fC_f}$$

f_a : Gain limiting frequency,




The circuit acts as integrator for frequencies between f_a and f_b . Generally $f_a < f_b$ [Ref. Frequency response of the integrator] Therefore choose $f_a = 1 \text{ KHz}$

$f_b = 10 \text{ KHz}$ Let $C_f = 0.01 \text{ F}$ Therefore $R_f = 1.59 \text{ k}$ Choose $R_f = 1.5 \text{ K}$ $R_i = 15 \text{ K}$

GRAPH:

Integrator:



RESULT: Hence performed the integration operation of op-amp and calculated its frequency?

Integrator

$$f_a = \frac{1}{2R_f C_f}$$

T= _____

VIVA-VOICE QUESTIONS:

1. What is an integrator?
2. In which condition an RC circuit acts as an integrator?
3. Define cut-off frequency of an integrator?



EXPERIMENT.5

OP-AMP741 AS DIFFERENTIATOR

AIM:

To design and test an op-amp differentiator and integrator

EQUIPMENTSANDCOMPONENTS:

APPARATUS

- 1. DC power supply - 1 No.
- 2. CRO - 1 No.
- 3. BreadBoard - 1 No.
- 4. FunctionGenerator- 1 No.


COMPONENTS:

- 1. 15 kΩ Resistor– 2 No.
- 2. 820 Resistor– 1 No.
- 3. 1.5 kΩ Resistor– 1 No.
- 4. 0.01 F Capacitor-2No
- 5. 0.5nF Capacitor-1No
- 6. IC741 - 1 No.

THEORY

The operational amplifier can be used in many applications. It can be used as differentiator and integrator. In differentiator the circuit performs the mathematical operation of differentiation that is the output wave form is the derivative of the input waveform or good differentiation, one must ensure tha the time period of the input signal is larger than or equal to $R_f C_1$.the practical differentiator eliminates the problem of instability and high frequency noise.

CIRCUITDIAGRAM:





PROCEDURE:

1. connect the differentiator circuit as shown in fig.adjust the signal generator to produce a 5 volt peak sine wave at 100 Hz.
2. observe input V_i and V_o simultaneously on the oscilloscope measure and record the peak value of V_o and the phase angle of V_o with respect to V_i .
3. Repeat step 2 while increasing the frequency of the input signal. Find the maximum frequency at which circuit offers differentiation. Compare it with the calculated value of f_a Observe & sketch the input and output for square wave.
4. Connect the integrator circuit shown in Fig 2. Set the function generator to produce a square wave of 1V peak-to-peak amplitude at 500Hz. View simultaneously output V_o and V_i .
5. Slowly adjust the input frequency until the output is good triangular waveform. Measure the amplitude and frequency of the input and output waveforms.
6. Verify the following relationship between $R_1 C_1 f$ and input frequency for good integration $f > f_a$ & $T < R_1 C_1$ Where $R_1 C_1$ is the time constant
7. Now set the function generator to a sinewave of 1V peak-to-peak and frequency 500Hz. Adjust the frequency of the input until the output is a negative going cosine wave. Measure the frequency and amplitude of the input and output waveforms.

OBSERVATIONS:

1. The time period and amplitude of the output waveform of differentiator circuit
2. The time period and amplitude of the integrator waveform

CALCULATIONS:

Design a differentiator to differentiate an input signal that varies in frequency from 10 Hz to 1 kHz.

$$f_a = \frac{1}{2R_f C_1}$$

$f_a = 1$ kHz, the highest frequency of the input signal

Let $C_1 = 0.01$ F, Then

$$R_f = 15.9 \text{ k}$$

Therefore choose $R_f = 15.0 \text{ k}$

$$f_b = \frac{1}{2R_1 C_1}$$

Choose: $f_b = 20 \times f_a = 20 \text{ KHz}$

$$\text{Hence } R_1 = 795$$

Therefore choose $R_1 = 820$




Since $R_1 C_1 = R_f C_f$ (compensated attenuator)

$C_f = 0.54 \text{ nF}$

Therefore choose $C_f = 0.5 \text{ nF}$

GRAPH:
Differentiator



RESULT: Hence performed the integration operation of op-amp and calculated its frequency?

$$f_b \text{ Differentiator} = \frac{1}{2R_1 C_f}$$

$T > R_f C_1 = \underline{\hspace{2cm}}$

VIVA-VOICE QUESTIONS:

1. What is differentiator?
2. In which condition an RC circuit acts as differentiator?
3. Define cut-off frequency of differentiator?
4. Compare differentiator and integrator?



EXPERIMENT.6

ACTIVE FILTER APPLICATIONS-LPF, HPF [FIRST ORDER]

AIM:

To study Op-Amp as first order LPF and first order HPF and to obtain frequency response.


APPARATUS:

1. IC 741.
2. Resistors (10KΩ--2, 560Ω, 330Ω)
3. Capacitors(0.1μF)
4. Bread board trainer
5. CRO
6. Function generator
7. Connecting wires
8. Patch cards.

CIRCUIT


DIAGRAM: (a)

LPF





(a)HPF



THEORY: LOWPASS

FILTER:

The first order low pass butterworth filter uses an Rc network for filtering. The op-amp is used in then on inverting configuration, hence it does not load down the RC network. Resistor R1 and R2 determine the gain of the filter.

$$V_0/V_{in}=A_f/(1+jf/f_h)$$

$A_f=1 +R_f/R_1$ =pass band gain of filter .

F =frequency of the input signal.

$F_h= 1/2\pi RC$ =High cutoff frequency of filter .

V_0/V_{in} =Gain of the filter as a function of frequency

The gain magnitude and phase angle equations of the LPF the can be obtained by converting V_0/V_{in} into its equivalent polar form as follows

$$|V_0/V_{in}|=A_f/(\sqrt{1+(f/f_h)^2})$$

$$\Phi = - \tan^{-1}(f/f_h)$$

Where Φ is the phase angle in degrees. The operation of the LPF can be verified



from the gain magnitude equation.

1. At very low frequencies i.e $f < f_h$,
 $|V_0/V_{in}| = A_f$.
2. At $f = f_h$, $|V_0/V_{in}| = A_f/\sqrt{2}$.
3. At $f > f_h$, $|V_0/V_{in}| < A_f$.

HIGH PASS FILTER:

High pass filters are often formed simply by interchanging frequency. Determining resistors and capacitors in LPFs that is, a firstorder HPF is formed from a firstorder LPF by interchanging components 'R' and 'C' figure. Shows a firstorder butterworth HPF with a lower cutoff frequency of 'F1'. This is the frequency at which magnitude of the gain is 0.707 times its pass band value. Obviously all frequencies, with the highest frequency determinate by the closed loop band width of op-amp.

For the first order HPF, the output voltage is

$$V_0 = [1 + R_f/R_1] j2\pi fRC V_{in} / (1 - j2\pi fRC)$$

$$V_0/V_{in} = A_f [j(f/f_1) / (1 - j(f/f_1))]$$

Where $A_f + R_f/R_1$ a pass band gain of the filter.

F = frequency of input signal.

$F_1 = 1/2\pi RC$ = lower cutt off frequency

Hence, the magnitude of the voltage gain is

$$|V_0/V_{in}| = A_f (f/f_1) / \sqrt{1 + (f/f_1)^2}$$

Since, HPFs are formed from LPFs simply by interchanging R's and C's. The design and frequency scaling procedures of the LPFs are also applicable to HPFs.

PROCEDURE:

1. Connections are made as per the circuit diagram.
2. Apply sine wave of amplitude $4V_{p-p}$ to the non inverting input terminal.
3. Values the input signal frequency.
4. Note down the corresponding output voltage.
5. Calculate gain in db.
6. Tabulate the values.
7. Plot a graph between frequency and gain.
8. Identify stop band and pass band from the graph.

OBSERVATIONS:

Low Pass Filter

Frequency(Hz)	V ₀ (V)	Gain in db= $20\log(V_0/V_i)$



High Pass Filter

Frequency(Hz)	V ₀ (V)	Gain in db= $20\log(V_0/V_i)$

MODEL GRAPH:

High Pass Filter

Low Pass Filter



PRECAUTIONS:

1. Make null adjustment before applying the input signal.
2. Maintain proper Vcc levels.

RESULT: Performed filter operation of op-amp 741 and plotted the graph.

VIVA-VOICE QUESTIONS:

1. What is a filter circuit?
2. Classify various filters?
3. Calculate the cut-off frequency of low pass filter.
4. What is 3db frequency.

EXPERIMENT.7

WAVEFORM GENERATOR USING OP AMP 741


AIM:

To generate triangular and square waveforms and to determine the time period Of the waveforms.

APPARATUS:

1. Op-Amp IC 741 –2 Nos
2. Bread board IC trainer
3. Capacitor 0.1 μ F
4. Zener diodes (6.2V)—2 Nos
5. Resistors—10K Ω , 150K Ω , 1.5K Ω , 1M Ω , 8.2K Ω CRO
6. Patch cards
7. Connecting wires

CIRCUIT DIAGRAM:



THEORY:

The function generator consists of a comparator U1 and an integrator A2. The comparator U2 compares the voltage at point P continuously with the inverting input i.e., at zero volts. When voltage at P goes slightly below or above zero volts, the output of U1 is at the negative or positive saturation level, respectively.

To illustrate the circuit operation let us set the output of U1 at positive saturation $+V_{sat}$ (approximately $+V_{cc}$). This $+V_{sat}$ is an input to the integrator U2. The output of U2, therefore will be a negative going ramp. Thus, one end of the voltage divider R2-R3 is the positive saturation voltage $+V_{sat}$ of U1 and the other is the negative going ramp of U2. When the negative going ramp attains a certain value $-V_{ramp}$, point p is slightly below zero volts; hence the output of U1 will switch from positive saturation to negative saturation $-V_{sat}$ (approximately $-V_{cc}$). This means that the output of U2 will now stop going negatively and will begin to go positively. The output of U2 will continue to increase until it reaches $+V_{ramp}$. At this time the point P is slightly above zero volts. The sequence then repeats. The frequencies of the square are a function of the d.c supply voltage. Desired amplitude can be obtained by using approximate zeners at the output of U1.

THEORETICAL VALUES:

Time period, $T = 4R_5C (R_3+R_4)/(R_1+R_2) = 0.492 \text{ msec.}$

Positive peak ramp = $V_z R_5/(R_1+R_2) = 0.05 \text{ volts.}$

PRACTICAL VALUES:

Time periods of triangular wave= Time

periods of square wave= Positive peak

ramp=


Voltage of square wave=

PROCEDURE:

1. The circuit is connected as shown in the figure.
2. The output of the comparator U1 is connected to the CRO through channel 1, to generate a square wave.
3. The output of the comparator U2 is connected to the CRO through channel 2, to generate a triangular wave.
4. The time periods of the square wave and triangular waves are noted and they are found to be equal.



MODEL GRAPH:



PRECAUTIONS:

1. Make null adjustment before applying the input signal.
2. Maintain proper Vcc levels.

RESULT: Generated and plotted sine, square and triangular waveforms using op-amp.

VIVA-VOICE QUESTIONS:

1. What are basic waveforms available?
2. Define sine wave?
3. Calculate the time period of square wave?



EXPERIMENT.7

IC 555 TIMER-MONOSTABLE CIRCUIT

AIM:

To construct and study the operation of a monostable multivibrator using 555 IC timer.

APPARATUS:

1. 555 IC timer
2. Capacitors (0.1 μ F, 0.01 μ F)
3. Resistors 10K Ω
4. Bread board IC trainer
5. CRO
6. Connecting wires and Patch cards

THEORY:

Monostable multivibrator is also known as triangular wave generator. It has one stable and one quasi stable state. The circuit is useful for generating single output pulse of time duration in response to a triggering signal. The width of the output pulse depends only on external components connected to the op-amp. The diode gives a negative triggering pulse. When the output is +V_{sat}, a diode clamps the capacitor voltage to 0.7V. then, a negative going triggering impulse magnitude V_i passing through RC and the negative triggering pulse is applied to the positive terminal.

Let us assume that the circuit is in stable state. The output V₀ is at +V_{sat}. The diode D₁ conducts and V_c the voltage across the capacitor 'C' gets clamped to 0.7V. the voltage at the positive input terminal through R₁ R₂ potentiometer divider is + β V_{sat}. Now, if a negative trigger of magnitude V_i is applied to the positive terminal so that the effective signal is less than 0.7V. the output of the Op-Amp will switch from +V_{sat} to -V_{sat}. The diode will now get reverse biased and the capacitor starts charging exponentially to -V_{sat}. When the capacitor charge V_c becomes slightly more negative than - β V_{sat}, the output of the op-amp switches back to +V_{sat}. The capacitor 'C' now starts charging to +V_{sat} through R until V_c is 0.7V.


$$V_0 = V_f + (V_i - V_f) e^{-t/RC}$$

$$\beta = R_2 / (R_1 + R_2)$$

If V_{sat} >> V_p and R₁ = R₂ and $\beta = 0.5$,
Then, T = 0.69RC.




CIRCUIT DIAGRAM:



PROCEDURE:

1. Connections are made as per the circuit diagram.
2. Negative triggering is applied at the terminal 2.
3. The output voltage is measured by connecting the channel-1 at pin3.
4. The output voltage across capacitor is measured by connecting the channel-2 at the point 'P'.
5. Theoretically the time period is calculated by $T=1.1R_1C_1$ where $R_1 = 10K\Omega$ $C_1=0.1\mu F$.
6. Practically the charging and discharging timers are measured and theoretical Value of time period is measured with practical value

MODELGRAPH:



PRECAUTIONS:

1. Make the null adjustment before applying the input signal.
2. Maintain proper V_{cc} levels.

RESULT: Studied the operation of Monostable multivibrator using 555 timers.

VIVA-VOICE QUESTIONS:

1. What is multivibrator?
2. How the 555 given to the circuit.
3. What are the applications of Monostable multivibrator?
4. What is the pulse width of Monostable multivibrator?

EXPERIMENT.9

IC 555 TIMER-ASTABLECIRCUIT


AIM:

To construct and study the operation of A stable multivibrator using 555 timer

APPARATUS:

1. IC 555 Timer
2. Resistors (10 K Ω ,4.7 K Ω)
3. Diode (IN 4007)
4. Capacitors (0.1 μ F,0.01 μ F)
5. CRO
6. Patch cards
7. CRO Probes
8. Connecting wires

CIRCUIT DIAGRAM:



Circuit of The Timer 555 as an Astable Multivibrator

LAB

THEORY:

A simple OPAMP a stable multivibrator is also called square wave generator and free running oscillator. The principle for the generation of square wave output is to force an OP_AMP to operate in the saturation region $\beta=R_2/(R_1+R_2)$ of the output is feedback to input. The output is also feedback to the negative input terminal after integrating by means of a RCLPF whenever the negative input just exceeds V_{ref} , switching takes place resulting in a square wave output. In a stable multivibrator both states are quasi stable states.

When the output is $+V_{sat}$, the capacitor is now starts charging towards $+V_{sat}$ through resistance R the voltage is held at $+\beta V_{sat}$. This condition continuous until the charge on C just exceed V_{sat} . Then the capacitor begins to discharge towards $-V_{sat}$. Then the capacitor charges more and more negatively until its voltage just $-\beta V_{sat}$. The frequency is determined by the time it takes the capacitor to charge from $-\beta V_{sat}$ and $+\beta V_{sat}$

$$V_c(t) = V_f + (V_i - V_f)e^{-t/RC}$$

$$V_c(t) = V_{sat} - V_{sat}(1 + \beta)e^{-t/RC}$$

We get $T_1 = RC \ln((1 + \beta)/(1 - \beta))$

$$T = 2T_1 = 2 RC \ln((1 + \beta)/(1 - \beta)), V_o(p-p) = 2V_{sat}$$


PROCEDURE:

1. Connections are made as per the circuit diagram.
2. Pins 4 and 8 are shorted and connected to power supply V_{cc} (+5V)
3. Between pins 8 and 7 resistor R_1 of $10K\Omega$ is connected and between 7 and 6 resistor R_2 of $4.7K\Omega$ is connected. Pins 2 and 6 short circuited.
4. In between pins 1 and 5 a Capacitor of $0.01\mu F$ is connected.
5. The out put is connected across the pin 3 and GND.
6. In between pins 6 and GND a Capacitor of $0.1\mu F$ is connected.
7. Theoretically with out diode charging time T_c is given by
 $T_c = 0.69(R_1 + R_2) C_1$,
 Discharging time T_d is given by $T_d = 0.69R_2 C_1$
 The frequency f is given by $f = 1.45 / (R_1 + 2R_2) C_1$
 % of Duty cycle is $(T_c / (T_c + T_d)) * 100$.
8. Practically T_d and T_c are measured and wave forms are noted and theoretical Values are verified with practical values
9. Connect diode between pins 7 and 2.
10. Theoretically with diode connected charging time is given by $T_c = 0.69R_1 C_1$ Discharging time is given by $T_d = 0.69R_2 C_1$
11. Practically T_d and T_c are noted and verified with theoretical values

OBSERVATIONS:

With diode		without diode	
Theoretical	Practical	Theoretical	Practical

MODEL GRAPH:



PRECAUTIONS:

1. Make null adjustment before applying the input signal.
2. Maintain proper V_{cc} levels.

RESULT: Studied the operation of Monostable multivibrator using 555 timers.

VIVA-VOICE QUESTIONS:

1. What is an astable multivibrator?
2. How the 555 circuit acts as an astable multivibrator?
3. What are the applications of astable multivibrator?
4. What is the pulse width of astable multivibrator?



EXPERIMENT.10

SCHMIT TRIGGER USING IC 741


Aim:

To construct the Schmitt trigger using Ic 741

Apparatus:

5. 741 IC
6. Function Generator
7. Bread board
8. Resistors
9. Power supply
10. Connection wire

Circuit Diagram



PROCEDURE:

1. Connect the circuit as shown in the figure.
2. Apply the input sine wave at pin number 2 of IC 741.
3. Observe the square wave output at pin 6
4. Measure UTP and LTP and compare them with theoretical values.

PRECAUTIONS:

1. Loose connections should be avoided.
2. Switch on the supply after verification of the circuit
3. Waveforms and readings should be taken with out parrellax error.

RESULT: Hence designed and conducted experiment on 555 timer as a schmitttrigger.

VIVA-VOICE QUESTIONS:

1. What is schmitttrigger?
2. How it convets sine wave into rectangular?
3. Wgat is hysteresis?

EXPERIMENT.9

IC 565 PLL

AIM:

1. To study the operation of NE565 PLL
2. To use NE565 as a multiplier

EQUIPMENTSANDCOMPONENTS:

<u>APPARATUS</u>		
1. DC power supply	-	1 No.
2. CRO	-	1 No.
3. Bread Board	-	1 No.
4. Function	-	1 No.

COMPONENTS:

1. 6.8 kΩ Resistor– 1 No.
2. 0.1 F Capacitor– 1 No
5. 0.001 F Capacitor– 2 Nos
6. IC565 - 1 No.

THEORY:



The 565 is available as a 14-pin DIP package. It is produced by signatronics corporation. The output frequency of the VCO can be re written as

$$f_o = \frac{0.25}{R_T C_T} \text{ Hz}$$

Where R_T and C_T are the external resistor and capacitor connected to pin8 and pin9. A value between 2k and 20k is recommended for R_T . The VCO free running frequency is adjusted with R_T and C_T to be at the centre for the input frequency range.

CIRCUITDIAGRAM:

FIGURES:



PROCEDURE:

- i. Connect the circuit using the component values as shown in the figure
- ii. Measure the free running frequency of VCO at pin4 with the input signal $V_{in, set} = \text{zero}$. Compare it with the calculated value $= 0.25/R_T C_T$
- iii. Now apply the input signal of 1Vpp square wave at 1kHz to pin2
- iv. Connect 1 channel of the scope to pin2 and display this signal on the scope.
- v. Gradually increase the input frequency till the PLL is locked to the input frequency. This frequency f_1 gives the lower ends of the capture range. Go on increase the input frequency, till PLL tracks the input signal, say to a frequency f_2 . This frequency f_2 gives the upper end of the lock range. If the input frequency is increased further the loop will get unlocked.
- vi. Now gradually decrease the input frequency till the PLL is a gain locked. This is the frequency f_3 , the upper end of the capture range. Keep on decreasing the input frequency until the loop is unlocked. This frequency f_4 gives the lower end of the lock range

vii. The lock range $f_L = (f_2 - f_4)$ compare it with the calculated value of $\frac{7.8f_o}{12}$

Also the capture range is $f_c = (f_3 - f_1)$. Compare it with the calculated value of capture range.

$$f_c = \frac{f_L}{(2)(3.6)(10^3)xC} \quad 1/2$$

- viii. To use PLL as a multiplier 5, make connections as show in fig. The circuit uses a 4-bit binary counter 7490 used as a divide-by-5 circuit.
- ix. Set the input signal at 1Vpp square wave at 500Hz
- x. Vary the VCO frequency by adjusting the 20K potentiometer till the PLL is locked. Measure the output frequency
- xi. Repeat step 9 and 10 for input frequency of 1kHz and 1.5kHz.



OBSERVATIONS:

$f_o =$ _____
 $f_L =$ _____
 $f_c =$ _____

CALCULATIONS:

$$f_L = (f_2 - f_4) = \frac{7.8f_o}{12}$$

$$f_c = (f_3 - f_1) = \frac{f_L}{(2)(3.6)(10^3)xC}$$



RESULT: Hence observed the characteristics of PLL IC 565.

$f_o =$ _____
 $f_L =$ _____
 $f_C =$ _____

VIVA-VOICE QUESTIONS:

1. Define lock range?
2. Define capture range?
3. What are the applications of PLL.

12. VOLTAGE REGULATOR USING IC 723


AIM:

To plot the regulation characteristics of the given IC LM 723.

APPARATUS:

1. Bread board
2. IC LM 723
3. Resistors(7.8KΩ ,3.9KΩ)
4. RPS
5. DRB
6. Capacitors 100μF
7. Patch cards
8. Connecting wires

CIRCUIT DIAGRAM:



LAB

THEORY:

A voltage regulator is a circuit that supplies constant voltage regardless of changes in load currents. Except for the switching regulators, all other types of regulators are called line regulators. IC LM723 is a general purpose regulator. The input voltage of this 723 IC is 40V maximum. Output voltage adjustable from 2V to 30V. 150mA output current external pass transistor. Output currents in excess of 10A possible by adding external transistors. It can be used as either a linear or a switching regulator. The variation of DC output voltage as a function of DC load current is called regulation.

$$\% \text{ Regulation} = [(V_{nl} - V_{fl}) / V_{fl}] * 100$$

PROCEDURE:

(1).LINE REGULATION

1. Connections are made as per the circuit diagram
2. Power supply is connected to 12 and 7 terminals
3. Volt meter is connected to 10 and 7 terminals
4. By increasing the input voltage corresponding volt meter reading is noted.

(2).LOAD REGULATION

1. Connect the load to the terminals 10 and GND.
2. Keep the input voltage constant at which line regulation is obtained
3. The maximum load value is calculated from IC ratings.
4. Now, we decrease the load resistance and note down the corresponding value of the output in volt meter.
5. Plot the graph for load versus load regulation.

OBSERVATIONS:

(1).LINEREGULATION: $V_{nl} =$

Line voltage (V)	Outputvoltage(V)


(2).LOAD REGULATION:

Regulated output(V)	Load current(mA)	Load resistance(K Ω)	Load regulation

$$\% \text{ REGULATION} = [(V_{nl} - V_{fl}) / V_{fl}] * 100$$



MODEL GRAPH:



PRECAUTIONS:

1. While taking the readings of regulated output voltage load regulation, keep the input voltage constant at 15V.
2. Do not increase the input voltage more than 30 V while taking the reading for no load condition?

RESULT: Performed line and load regulation on 723 voltage regulator.

VIVA-VOICE QUESTIONS:

1. Define line regulation?
2. Define load regulation?
3. What are the applications of voltage regulators?



13.Three Terminal Voltage Regulators (7805, 7809 And 7912)


AIM:

To verify the operation of three terminal fixed voltage regulators 7805, 7809, 7912 and also to find out their line and load regulation.

APPARATUS:

S.No.	Name of the component	Range	Quantity
1.	7805	--	1
2.	7809	--	1
3.	7912	--	1
4.	Capacitors	0.33 μ f 0.1 μ f	1 1
5.	Multimeter	(0-30)v	1
6.	Power Supply		1

CIRCUIT DIAGRAM:



THEORY:

Three terminal voltage regulators have three terminals which are unregulated input (V_{in}), regulated output (V_o) and common or a ground terminal. These regulators do not require any feedback connections.

Positive voltage regulators:

78xx is the series of three terminal positive voltage regulators in which xx indicate the output voltage rating of the IC.

7805:

This is a three terminal regulator which gives a regulated output of +5V fixed. The maximum unregulated input voltage which can be applied to 7805 is 35V.

7809:

This is also three terminal fixed regulator which gives regulated voltage of +9V.

Negative voltage regulators:

79xx is the series of negative voltage regulators which gives a fixed negative voltage as output according to the value of xx.

7912:

This is a negative three terminal voltage regulator which gives a output of -12V.

Line Regulation:

It is defined as the change in the output voltage for a given change in the input voltage. It is expressed as a percentage of output voltage or in millivolts.

$$\%R_L = \Delta V_o / \Delta V_{in} \times 100$$

Load Regulation:

It is the change in output voltage over a given range of load currents that is from full load to no load. It is usually expressed in millivolts or as a percentage of output voltage.

$$\%R_{Load} = [(V_{nl} - V_{fl}) / V_{nl}] \times 100$$

PROCEDURE:

1. Connect the circuit as shown in the figure.
2. Apply unregulated voltage from 7.5V to 35V and observe the output voltage.
3. Calculate the line and load regulation for the regulator.
4. Plot the graphs from the observations.
5. Repeat the same for the remaining regulators.

RESULTS: Hence performed various regulation operations ICs 7805, 7809, 7912.

VIVA-VOICE QUESTIONS:

1. What are three terminal voltage regulators?
2. Give applications of three terminal regulators.