



**ECE124**  
**Digital Circuits and Systems**

Prof. C. Gebotys

**Final Exams Review**

**Spring 2011**


# Sequential Circuits Design Steps



## ECE124 Digital Circuits and Systems, Final Review, Spring 2011

[Q1] For the following clocked sequential circuit with one input (X) and one output (Z):


1. Drive a state table and draw a state diagram for the circuit.
2. Redesign this circuit by replacing the  $Q_1$  flip-flop (i.e. the D flip-flop holding  $Q_1$  state) with a JK flip-flop, and the  $Q_2$  flip-flop with a T flip-flop. Only show the excitation equations (or state equations) for  $J_1$ ,  $K_1$ , and  $T_2$ .



[Q2] Draw the state diagram for the table below that describes a finite-state machine which has one input x and one output z.

Present State	Next State		Output (z)	
	x = 0	x = 1	x = 0	x = 1
A	A	E	1	0
B	C	F	0	0
C	B	H	0	1
D	E	F	0	0
E	D	A	0	1
F	B	F	1	1
G	D	H	0	1
H	H	G	1	0

[Q3] Consider the following state diagram for a synchronous circuit with one input X and one output Z. Analyze this state diagram and draw its circuit implementation using JK flip-flop (state  $Q_0$ ) and T flip-flop (state  $Q_1$ ) and MUX-4x1 for Z.



[Q4] Draw a circuit diagram for non-overlapped '101' detector with "D" flip-flops as a Mealy and Moore machine.

[Q5] Given a 32x8 ROM chip with an enable input, show the block level required connections to construct a 128x8 ROM with above ROM chips and a decoder. How many data and address lines these ROMs have?

[Q6] Implement the circuit defined by equation  $F(a,b,c,d) = \sum (0,5,6,7,11)$  using:

1. 4-to-1 multiplexers and logic gates.
2. 2-to-4 decoders with non-inverted outputs and logic gates.

## ECE124 Digital Circuits and Systems, Final Review, Spring 2011

[Q7] Use a 3-bit binary counter with active-high load (L) and Increment (I) control inputs (load has higher priority than increment) and implement a circuit (draw) to generate and repeat the following sequence at the output of the counter. Initial counter value is "000".


$\dots \rightarrow 000 \rightarrow 001 \rightarrow 010 \rightarrow 101 \rightarrow 110 \rightarrow 111 \rightarrow 000 \rightarrow \dots$

[Q8] Design a digital circuit that takes two 4-bit numbers A and B as input and generates output Z as follows:

- If A and B are odd numbers then  $Z=A-B$
- If A and B are even numbers then  $Z=B-A$
- If A is an even number and B is an odd number then  $Z=A+B$
- If A is an odd number and B is an even number then  $Z=A-B-1$

Assume that you have access to as many as you need of AND, OR, INV, XOR gates and only one FULL-ADDER, DECODER and MULTIPLEXER of any size.

[Q9] For the following Programmable Logic Array (PLA), find the function expressions for all outputs and draw the Karnaugh-Map for function "F".



[Q10] What are three different ways of representing a signed number? Assume 7 bit numbers and represent (-15) in each of them, then find (B-A) and (A-C) for A = 1101010, B = 0110101 and C = 0010101 in all forms.

[Q11] Find:

- a) The 7's complement of base-8 number "45201"
- b) Multiplication of base-12 numbers "541" and "3"
- c) Base-10 unsigned number "214.45" to its base-2 representation
- d) Base-6 number "513" to its base-10 and then base-5 representations
- e) Hexadecimal number "AF6" to its base-2 and base-8 representations

**ECE124 Digital Circuits and Systems, Final Review, Spring 2011**

[Q12] For the following asynchronous sequential state table, find all possible critical/non-critical races and cycles for states “a” and “c”.

	Present State	Next State			
		00	01	11	10
a	00	<u>00</u>	11	01	11
b	01	11	<u>01</u>	<u>01</u>	10
c	11	10	<u>11</u>	01	10
d	10	11	<u>10</u>	01	<u>10</u>

[Q13] A crypto module which transforms a secret key bit stream, K, into two other bit streams, X and Y has to be designed. This module must be designed as an asynchronous sequential Mealy state machine. It works as follows: if the secret key bit stream contains ‘011’, then it’s replaced with ‘10(-1)’. This transformation reduces the number of ‘1’ bits in the key (which has significant impact on subsequent processing times in elliptic curve algorithms). However since we cannot represent 0, 1 and -1 with a one bit output, we use two output signals, X and Y. Whenever a m-bit sequence of 1’s is detected (where m>1), X is set to 1 for the first K=‘1’ in the sequence and when a K=‘0’ is detected after the m<sup>th</sup> ‘1’ bit both X and Y are set to ‘1’. Construct a sequential state table for this module.

K: 000100011011110001101000  
 X: 000100010110001001011000  
 Y: 000000000100001000010000


[Q14] For below sequential state table, perform a race-free state assignment and complete the entire state table:

Present State	Next State				Output			
	00	01	11	10	00	01	11	10
a	<u>a</u>	<u>a</u>	b	d	0	1	-	-
b	a	<u>b</u>	<u>b</u>	c	-	0	1	-
c	a	-	d	<u>c</u>	-	-	-	0
d	a	a	<u>d</u>	<u>d</u>	-	-	1	0

# ECE124 Digital Circuits and Systems, Final Review, Spring 2011


[Q1] For the following clocked sequential circuit with one input (X) and one output (Z):

1. Drive a state table and draw a state diagram for the circuit.
2. Redesign this circuit by replacing the  $Q_1$  flip-flop (i.e. the D flip-flop holding  $Q_1$  state) with a JK flip-flop, and the  $Q_2$  flip-flop with a T flip-flop. Only show the excitation equations (or state equations) for  $J_1$ ,  $K_1$ , and  $T_2$ .




$Q_1^+ = XQ_1 + XQ_2'$        $Q_2^+ = XQ_1'Q_2'$       ← states


PS $Q_1Q_2$	IN X	NS $Q_1Q_2$	OUT Z
00	0	00	0
00	1	11	0
01	0	00	0
01	1	00	0
10	0	00	0
10	1	10	1
11	0	00	0
11	1	10	1




$$\begin{cases}
 J_1 = K_1' = D_1 = XQ_1 + XQ_2' \\
 T_2 = D_2 \oplus Q_2 = XQ_1'Q_2' \oplus Q_2
 \end{cases}$$



$Q^+ = D$   
**D-FF**



$Q^+ = JQ' + K'Q$   
**JK-FF**




$Q^+ = T \oplus Q$   
**T-FF**

**ECE124 Digital Circuits and Systems, Final Review, Spring 2011**

[Q2] Draw the state diagram for the table below that describes a finite-state machine which has one input  $x$  and one output  $z$ .

Present State	Next State		Output (z)	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
A	A	E	1	0
B	C	F	0	0
C	B	H	0	1
D	E	F	0	0
E	D	A	0	1
F	B	F	1	1
G	D	H	0	1
H	H	G	1	0




*Mealy Diagram*

$$z = f(cs, x)$$

ECE124 Digital Circuits and Systems, Final Review, Spring 2011

[Q3] Consider the following state diagram for a circuit with one input X and one output Z. Analyze this state diagram and draw its circuit implementation using JK flip-flop (state Q0) and T flip-flop (state Q1) and MUX-4x1 for Z.



JK	SR	$Q_{JK}^+$	$Q_{SR}^+$
00	00	$Q_{JK}$	$Q_{SR}$
01	01	0	0
10	10	1	1
11	11	$Q_{JK}'$	—

D	T	$Q_D^+$	$Q_T^+$
0	0	0	$Q_T$
1	1	1	$Q_T'$

D&T FF characteristic tables

PS	IN	NS	OUT	JK-FF		T-FF
$q_1q_0$	X	$q_1q_0$	Z	$J_0$	$K_0$	$T_1$
00	0	00	0	0	X	0
00	1	01	0	1	X	0
01	0	11	0	X	0	1
01	1	01	0	X	0	0
10	0	00	0	0	X	1
10	1	01	0	1	X	1
11	0	00	0	X	1	1
11	1	01	1	X	0	1

JK&SR FF characteristic tables

	00	01	11	10
0	0	X	X	0
1	1	X	X	1

$J_0 = X$

	00	01	11	10
0	X	0	1	X
1	X	0	0	X

$K_0 = q_1 X'$


	00	01	11	10
0	0	1	1	1
1	0	0	1	1

$T_1 = q_1 + q_0 X'$

Flip-Flops excitation tables

	00	01	11	10
0	0	0	0	0
1	0	0	1	0
F(x)	0	0	x	0

$Z = X$




$QQ^+$	JK	SR	D	T
00	0X	0X	0	0
01	1X	10	1	1
10	X1	01	0	1
11	X0	X0	1	0



ECE124 Digital Circuits and Systems, Final Review, Spring 2011

[Q4] Draw a logic diagram for non-overlapped '101' detector (Moore machine) with D-type flip-flops.



Moore:  $OUT = f(NS)$   
 Mealy:  $OUT = f(CS, IN)$

PS $q_1q_2$	IN x	NS $q_1q_2$	OUT z
00	0	00	0
00	1	01	0
01	0	10	0
01	1	01	0
10	0	00	0
10	1	11	1
11	0	00	0
11	1	01	0

$$z = \begin{cases} q_1q_2 & \text{Moore ①} \\ q_1q_2'x & \text{Mealy ②} \end{cases}$$


$q_1$

	00	01	11	10
0	0	1	0	0
1	0	0	0	1

$q_2$

	00	01	11	10
0	0	0	0	0
1	1	1	1	1

$$D_1 = q_1^+ = xq_1'q_2 + xq_1q_2' \quad D_2 = q_2^+ = x$$




example  
 $x = 00100101011101010$   
 $z_1 = 0000000010000100$   
 $z_2 = 0000000100001000$



↑↑↑  
 FULL

ECE124 Digital Circuits and Systems, Final Review, Spring 2011

[Q5] Given a 32x8 ROM chip with an enable input, show the block level required connections to construct a 128x8 ROM with ROM chips and a decoder. How many data and address lines these ROMs have?



ROMs have Hi-Z outputs



(# of address bits)

$$\text{ROM-Size} = 2^{n_A} \times n_D \text{ bits}$$


(# of data bits)

ECE124 Digital Circuits and Systems, Final Review, Spring 2011

[Q6] Implement the circuit defined by equation  $F(a,b,c,d) = \sum (0,5,6,7,11)$  using:


1. 4-to-1 multiplexers and logic gates.
2. 2-to-4 decoders with non-inverted outputs and logic gates.

m	a	b	c	d	F
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	1
8	1	0	0	0	0
9	1	0	0	1	0
10	1	0	1	0	0
11	1	0	1	1	1
12	1	1	0	0	0
13	1	1	0	1	0
14	1	1	1	0	0
15	1	1	1	1	0



$$F(a,b,c,d) = a'b'c'd' + a'b'cd' + a'bcd' + a'bcd + ab'cd$$

$m_0$ 
 $m_5$ 
 $m_6$ 
 $m_7$ 
 $m_{11}$



ECE124 Digital Circuits and Systems, Final Review, Spring 2011

[Q7] Use a 3-bit binary counter with active-high load (L) and Increment (I) control inputs (load has higher priority than increment) and implement a circuit (draw) to generate and repeat the following sequence at the output of the counter. Initial counter value is "000".




... → 000 → 001 → 010 → 101 → 110 → 111 → 000 → ...

characteristic table →

L	I	Q <sup>+</sup> [2:0]
0	0	Q
0	1	Q+1
1	X	P

PS	NS	Counter Control Inputs		
q <sub>2</sub> q <sub>1</sub> q <sub>0</sub>	q <sub>2</sub> q <sub>1</sub> q <sub>0</sub>	L	I	P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>
000	000	0	1	xxx
001	010	0	1	xxx
010	101	1	X	101
101	110	0	1	xxx
110	111	0	1	xxx
111	000	0	1	xxx
011	xxx	x	x	xxx
100	xxx	x	x	xxx

unused states



## ECE124 Digital Circuits and Systems, Final Review, Spring 2011


[Q8] Design a digital circuit that takes two 4-bit numbers A and B as input and generates output Z as follows:

- If A and B are odd numbers then  $Z=A-B$
- If A and B are even numbers then  $Z=B-A$
- If A is an even number and B is an odd number then  $Z=A+B$
- If A is an odd number and B is an even number then  $Z=A-B-1$

Assume that you have access to as many as you need of AND, OR, INV, XOR gates and FULL-ADDER, DECODER and MULTIPLEXER of any size.


	odd even $A_0B_0$	function Z	Full adder inputs			Control Commands
			$I_A$	$I_B$	$C_{in}$	
$m_0$	00	B-A	$\sim A$	B	1	$C_{in} = m_0 + m_3$
$m_1$	01	A+B	A	B	0	$C_A = m_0$
$m_2$	10	A-B-1	A	$\sim B$	0	$C_B = m_2 + m_3$
$m_3$	11	A-B	A	$\sim B$	1	

} Complement circuit input




ECE124 Digital Circuits and Systems, Final Review, Spring 2011

[Q9] For the following Programmable Logic Array (PLA), find the function expressions for all outputs and draw the Karnaugh-Maps for function "F".



$$\begin{cases} F = A'B' + A'B + AC \\ G = A'B' + ABC' + B'C' + A'BC' \\ H = A'B' + BC + BC' \end{cases}$$



**ECE124 Digital Circuits and Systems, Final Review, Spring 2011**

[Q10] What are three different ways of representing a signed number? Assume 7 bit numbers and represent (-15) in each of them, then find (B-A) and (A-C) for A = 1101010, B = 0110101 and C = 0010101 in all forms.

	<u>-15</u>
{	Signed & Magnitude <span style="margin-left: 20px;">1001111</span>
	Signed & 1's Complement <span style="margin-left: 20px;">1110000</span>
	Signed & 2's Complement <span style="margin-left: 20px;">1110001</span>

	Magnitude	1's Complement	2's Complement
B+	0110101	0110101	0110101
-A	0101010	0010101	0010110
	<span style="color: green;">sign</span> 0011111	<span style="color: green;">0 1</span> 1001010 <span style="color: red;">overflow</span>	<span style="color: green;">0 1</span> 1001011 <span style="color: red;">overflow</span>
A+	1101010	1101010	1101010
-C	1010101	1101010	1101011
	<span style="color: green;">1</span> 0111110 <span style="color: green;">carry</span> <span style="color: green;">sign</span>	<span style="color: green;">1</span> 1010100 <span style="color: green;">add end around carry</span>	<span style="color: green;">1</span> 1010101 <span style="color: green;">discard end carry</span>
		10101101	

[Q11] Find:

- The 7's complement of base-8 number "45201"
- Multiplication of base-12 numbers "541" and "3"
- Base-10 unsigned number "214.45" to its base-2 representation
- Base-6 number "513" to its base-10 and then base-5 representations
- Hexadecimal number "AF6" to its base-2 and base-8 representations

$$\begin{array}{r} a) \quad -77777 \\ \quad \quad 45201 \\ \hline \quad \quad 32576 \end{array}$$

$$\begin{array}{r} b) \quad \begin{array}{c} 1 \\ \times 541 \\ \hline 3 \end{array} \\ \hline 1403 \end{array}$$

$$\begin{array}{l} c) \quad \underline{214.45} \xrightarrow{\times 2} \\ \begin{array}{l} \div 2 \downarrow 107 + 0 \text{ (lsb)} \\ \div 2 \downarrow 53 + 1 \\ \div 2 \downarrow 26 + 1 \\ \div 2 \downarrow 13 + 0 \\ \div 2 \downarrow 6 + 1 \\ \div 2 \downarrow 3 + 0 \\ \div 2 \downarrow 1 + 1 \\ \div 2 \downarrow 0 + 1 \text{ (msb)} \end{array} \end{array}$$

$$\begin{array}{l} \begin{array}{l} 0.9 + 0 \text{ (msb)} \\ \times 2 \downarrow 0.8 + 1 \\ \times 2 \downarrow 0.6 + 1 \\ \times 2 \downarrow 0.2 + 1 \\ \times 2 \downarrow 0.4 + 0 \\ \times 2 \downarrow 0.8 + 0 \end{array} \end{array}$$

$$\begin{aligned} d) \quad (513)_6 &= 3 \times 6^0 + 1 \times 6^1 + 5 \times 6^2 \\ &= 189 \\ &\div 5 \downarrow 37 + 4 \text{ (lsb)} \\ &\div 5 \downarrow 7 + 2 \\ &\div 5 \downarrow 1 + 2 \\ &\div 5 \downarrow 0 + 1 \text{ (msb)} \\ &= (1224)_5 \end{aligned}$$

$$(214.45)_{10} = (11010110.011100)_2$$





$$\begin{aligned} e) \quad AF6 &= \begin{array}{ccc} \underline{1010} & \underline{1110} & \underline{110} \\ 5 & 3 & 6 \end{array} \\ &= (5366)_8 \end{aligned}$$



[Q12] For the following asynchronous sequential state table, find all possible critical/non-critical races and cycles for states "a" and "c".

	Present State	Next State			
		00	01	11	10
a	00	00	11	01	11
b	01	11	01	01	10
c	11	10	11	01	10
d	10	11	10	01	10


Fundamental Mode  
 - input changes when circuit is stable  
 - only one input change at a time



**ECE124 Digital Circuits and Systems, Final Review, Spring 2011**

[Q13] A crypto module which transforms a secret key bit stream, K, into two other bit streams, X and Y has to be designed. This module must be designed as a synchronous sequential Mealy state machine. It works as follows: if the secret key bit stream contains '011', then it's replaced with '10(-1)'. This transformation reduces the number of '1' bits in the key (which has significant impact on subsequent processing times in elliptic curve algorithms). However since we cannot represent 0, 1 and -1 with a one bit output, we use two output signals, X and Y. Whenever a m-bit sequence of 1's is detected (where  $m > 1$ ), X is set to 1 for the first K='1' in the sequence and when a K='0' is detected after the  $m^{\text{th}}$  '1' bit both X and Y are set to '1'. Construct a flow table for this module.

K: 000100011011110001101000  
 X: 000100010110001001011000  
 Y: 000000000100001000010000




Q	Q <sup>+</sup>		XY	
	0	1	0	1
a	a	b	00	10
b	a	c	00	00
c	c	a	00	11

[Q14] For below Mealy flow table, perform a race-free state assignment and complete the entire state table:

Present State	Next State				Output			
	00	01	11	10	00	01	11	10
a	a <sub>1</sub>	a <sub>2</sub>	b	d	0	1	1	0
b	a	b <sub>3</sub>	b <sub>4</sub>	c	0	0	1	0/1
c	b <sub>5</sub>	-	d	c <sub>5</sub>	0	-	0/1	0
d	a	a	a <sub>6</sub>	d <sub>7</sub>	0	1	1	0



avoid transient output pulse

1: to prevent static-1 hazard  
 0: to prevent static-0 hazard  
 0/1: no hazard



race free

{ race condition for c → a transition!?  
 { break the edge to transit c → b → a



we have transient anyway  
can be set 0 or 1

to avoid transient output  
we assign 1