



FPGA Design Techniques I

FPGA Design Workshop



Objectives


After completing this module, you will be able to:

- Effectively use hierarchy
- Describe the basic architecture of Xilinx FPGAs
- Increase circuit reliability and performance by applying synchronous design techniques

Outline

- • Hierarchical Design
- Overview of Xilinx FPGA Architecture
- Synchronous Design for Xilinx FPGAs
- Summary

Hierarchical Design



- ◆ Using Hierarchy leads to easy design readability, re-use, and debug

Benefits of Using Hierarchy

- ◆ Use best design entry method for each type of logic
- ◆ Design readability
 - Easier to understand design functionality and data flow
 - Easier to debug
- ◆ Easy to reuse parts of a design
- ◆ Synthesis tool benefits
 - Will be covered in a later section

Design Entry Methods

- ◆ Use HDL for:
 - State machines
 - Control logic
 - Bussed functions
- ◆ Use schematics for:
 - Top level design
 - Manually optimized logic
- ◆ *“Mixed mode”* designs utilize the best of both worlds

Design Readability

- ◆ Choose hierarchical blocks that have:
 - Minimal routing between blocks
 - Logical data flow between blocks
- ◆ Choose descriptive labels for blocks and signals
- ◆ Keep clock domains separated
 - Makes the interaction between clocks very clear
- ◆ Each block should be less than 400 lines of HDL code
 - Easier to read, synthesize, and debug


Design Reuse

- ◆ Build a set of blocks that are available to all Students
 - Register banks
 - FIFOs
 - Other standard functions
 - Custom functions commonly used in your applications
- ◆ Name blocks by function and target Xilinx family
 - Easy to locate the block you want
 - Example: REG_4X8_SP (bank of four 8-bit registers, targeting Spartan)
- Store in a separate directory from the Xilinx tools
 - Prevents accidental deletion when updating tools

Outline


- ◆ Hierarchical Design
- ◆ Overview of Xilinx Architecture
- ◆ Synchronous Design for Xilinx FPGAs
- ◆ Summary

Overview of Xilinx FPGA Architecture




CLB Resources

- ◆ Basic resource unit is the *Logic Cell*
 - 1 CLB contains 2 - 4 Logic Cells, depending on device family
- ◆ Logic Cell = 4-input *Look-Up Table (LUT)* + D Flip-flop
 - LUT capacity limited by number of inputs, not complexity of function
 - LUTs can be used as ROM or synchronous RAM
 - Flip-flop can be configured as a transparent latch in Virtex and Spartan-II



Fast Carry Logic


- ◆ Each CLB contains separate logic and routing for the fast generation of carry signals
 - Increases efficiency and performance of adders, subtractors, accumulators, comparators, and counters
- ◆ Carry logic is independent of normal logic and routing resources



Additional Resources

- ◆ Global resources with dedicated routing networks
 - Global Clock Buffers (BUFGs)
 - Global Set/Reset net (GSR)
- ◆ Resources not covered in this module
 - Tristate Buffers (TBUFs or BUFTs)
 - Input/Output Blocks (IOBs)
 - Programmable Interconnect
 - Boundary Scan
 - Delay-Locked Loops (DLLs)
 - Block SelectRAM

Outline

- ◆ Hierarchical Design
- ◆ Overview of Xilinx Architecture
-  ◆ Synchronous Design for Xilinx FPGAs
- ◆ Summary

Synchronous Design

- ◆ Why Synchronous Design?
- ◆ Xilinx FPGA Design Tips

Why Synchronous Design?

- ◆ Synchronous circuits are more reliable
 - Events are triggered by clock edges which occur at well-defined intervals
 - Outputs from one logic stage have a full clock cycle to propagate to the next stage
 - Skew between data arrival times is tolerated within the same clock period
- ◆ Asynchronous circuits are less reliable
 - A delay may need to be a specific amount (e.g. 12ns)
 - Multiple delays may need to hold a specific relationship (e.g. DATA arrives 5ns before SELECT)


Asynchronous Design: Case Studies

- ◆ The Lab I created two years ago no longer works. What did Xilinx change in their FPGAs?
 - SRAM process improvements and geometry shrinks increase speed
 - Normal variations between wafer lots
- ◆ My Lab was working, but I re-routed my FPGA and now my design fails. What is happening?
 - Logic placement has changed, which affects internal routing delays
- ◆ My Lab passes a timing simulation test but fails in circuit. Is the timing simulation accurate? **YES**
 - Timing simulation uses worst-case delays
 - Actual operating conditions are usually better


Design Tips

- ◆ Reduce clock skew
- ◆ Clock dividers
- ◆ Avoid glitches on clocks and asynchronous set/reset signals
- ◆ The Global Set/Reset network
- ◆ Select a state machine encoding scheme
- ◆ Access carry logic
- ◆ Build efficient counters

Clock Skew



- This shift register will not work because of clock skew!




Use Global Buffers to Reduce Clock Skew

- ◆ Global buffers are connected to dedicated routing
 - This routing network is balanced to minimize skew
- ◆ All Xilinx FPGAs have global buffers
 - XC4000E/L and Spartan have 4 BUFGPs and 4 BUFGSs
 - XC4000EX/XL/XV and SpartanXL have 8 BUFGLSs
 - Virtex and Spartan-II have 4 BUFGs
- ◆ You can always use a BUFG symbol and the software will choose an appropriate buffer type
 - All major synthesis tools can infer global buffers onto clock signals that come from off-chip


Traditional Clock Divider

- ◆ Introduces clock skew between CLK1 and CLK2
- ◆ Uses an extra BUFG to reduce skew on CLK2
- ◆ Design contains 2 clock signals



Recommended Clock Divider

- ◆ No clock skew between flip-flops
- ◆ Design now contains only 1 clock




Avoid Clock Glitches

- ◆ Because flip-flops in today's FPGAs are very fast, they can respond to very narrow clock pulses
- ◆ Never source a clock signal from combinatorial logic
 - Also known as "gating the clock"

MSB


0111 1000 transition can become

0111 1111 1000 due to faster MSB




Avoid Clock Glitches

- ◆ This circuit creates the same function, but without glitches on the clock




Avoid Set/Reset Glitches

- ◆ Glitches on asynchronous Set/Reset inputs can lead to incorrect circuit behavior




Avoid Set/Reset Glitches

- ◆ Convert to synchronous set/reset when possible



Global Set/Reset (GSR)

- ◆ Automatically connects to all CLB and IOB flip-flops via a dedicated routing network
 - Saves general routing resources for your design
- ◆ Access GSR by instantiating the STARTUP primitive
 - Some synthesis tools can infer GSR



Global Set/Reset

- ◆ Use GSR when you have a chip-wide asynchronous reset signal and are targeting Spartan or XC4000 devices
- ◆ Do not use GSR when you are targeting Virtex or Spartan-II
 - Plenty of general routing is available, and is faster than GSR

State Machine Encoding


- ◆ Two main FSM encoding schemes
- ◆ Full Encoding: minimum number of flip-flops possible
 - Example: $S1 = 00$, $S2 = 01$, $S3 = 10$, $S4 = 11$
 - State assignments may follow a simple binary count sequence (Binary Encoding), or a more complex sequence
- ◆ One-Hot Encoding: one flip-flop for each state
 - $S1 = 0001$, $S2 = 0010$, $S3 = 0100$, $S4 = 1000$

Encoding Considerations

- ◆ Full encoding
 - Fewer flip-flops
 - Few or no possible illegal states
 - Uses logic to decode the present state
 - Can create multiple logic levels, decreasing performance
 - Careful state assignment may simplify decoding
- ◆ One-Hot encoding
 - More flip-flops
 - Many possible illegal states
 - No logic required to decode current state
 - Can simplify next-state logic, increasing performance

FPGAs and State Machines

- ◆ For higher performance, use One-Hot Encoding
 - FPGAs have lots of flip-flops
- ◆ Use Block SelectRAM to implement fast, complex, fully encoded state machines
 - Initialize the RAM with a “microcode” program




Accessing Carry Logic

- ◆ All major synthesis tools can infer carry logic for arithmetic functions
 - Addition ($SUM \leq A + B$)
 - Subtraction ($DIFF \leq A - B$)
 - Comparators (if $A < B$ then...)
 - Counters ($count \leq count + 1$)
- ◆ LogiBLOX or the CORE Generator System
 - Accumulators
 - Adder/subtractors
 - Comparators
 - Counters (Binary style only)

Accessing Carry Logic

- ◆ Carry-based library macros
 - ACCx accumulators
 - ADDx adders
 - ADSUx adder/subtractors
 - CCx counters
 - COMPMCx magnitude comparators

Efficient Counters



- Prescaler for ultra-fast, non-loadable binary counters
 - LSBs toggle quickly
 - Remaining bits have more time to settle
- Johnson counter if decoding outputs
 - One bit changes per transition to eliminate glitches
- Linear feedback shift register for speed
 - When terminal count is all that is needed
 - When any regular sequence is acceptable (e.g. FIFO address counter)

Outline

- ◆ Hierarchical Design
- ◆ Overview of Xilinx Architecture
- ◆ Synchronous Design for Xilinx FPGAs
- ◆ Summary



Summary

- ◆ Proper use of hierarchy aids design readability and debug
- ◆ Synchronous designs are more reliable than asynchronous designs
- ◆ FPGA design tips
 - Global clock buffers eliminate skew
 - Avoid glitches on clocks and asynchronous set/resets
 - FSM encoding scheme can affect design performance
 - Increase performance of arithmetic functions by using carry logic
 - Consider different counter styles to meet your design needs