

# **FPGA Generic Library Guide**

## Summary

This guide contains the naming conventions, detailed description and truth table of all components in the FPGA Generic Library.

## Introduction

FPGA Generic library covers a wide range of commonly used digital components to aid the process of building your system-on-FPGA. This library guide describes the components available in the FPGA Generic integrated library.

Components in this library maintain the policy of FPGA Vendor Independency. This means that you can easily port your design across different platform/architecture FPGA.

The description, functional table and additional information together

with their symbolic representation are presented to help you select the correct function to suite your design needs.

## **Selection Guidelines**

The Generic Library components are named following the convention described in <u>Naming</u> <u>Conventions</u> section of this guide.

In the <u>Functional Classes</u> section of this guide each component is listed under their functional category with a short description of their logic behavior.

The <u>Design Components</u> section of this guide lists the components in alphanumeric order with following information on each component:

- Functional Description
- Schematic Symbol
- Truth Table or equation
- Additional notes (if any)

### **Schematic Symbols**

Schematic symbol representation of logic components are shown as they exist in the integrated library. In case where components have large bit size, smaller versions are used to represent their symbolic form.

# **Naming Conventions**

This section contains the naming conventions used to name the components found in the FPGA Generic integrated library. The naming conventions are available for the following functional classes:

- Arithmetic Function
- Buffer
- Bus Joiner
- Clock Divider
- <u>Clock Manager</u>
- <u>Comparator</u>
- <u>Counter</u>
- Decoder
- Encoder
- Flip-Flop
- <u>JTAG</u>
- Latch
- Logic Primitive
- Memory
- <u>Multiplexer</u>
- Numeric Connector
- Shift Register
- Shifter
- Wired Function

#### Literal Syntax

The naming convention syntax uses the following combinatorial typeface naming conventions.

<object></object>	object is compulsory
[object]	object is optional
object   {object}	object or combination of objects permitted
(object)	object is literally omitted

### **Arithmetic Function**

The Arithmetic Function naming convention is defined as follows.

#### <Type>[Registered] [Bit-Size] [Version]

#### Туре

- ACC Accumulator, Loadable and Cascadable, with Signed and Unsigned Binary operations
- ADD Full Adder, with Signed and Unsigned Binary operations
- ADDF Full Adder, Unsigned
- ADSU Full Adder/Subtracter, with Signed and Unsigned Binary operations
- MULT Multiplier, Signed
- MULTU Multiplier, Unsigned
- PAR Odd/Even Parity Generators/Checker

#### Registered

R - Registered, ie. Synchronous function available for ADD, ADDF, ADSU, MULT, MULTU

#### Bit-Size

1, 2, 4, 8, 16, 32	- for ACC, ADD, ADDF, ADSU
1, 2, 4, 8, 16, 18, 32	- for MULT, MULTU
9	- for PAR

- S Single pin version
- B Bus pin version

## **Buffer**

The Buffers naming convention is defined as follows.

#### <Type>[Bit-Size] [Version]

#### Туре

- BUF Normal Non-inverted Buffer
- BUFE 3-state Output Buffer with Active High Enable
- BUFT 3-state Output Buffer with Active Low Enable
- IOBUF Input/Output Buffer with common control T
- IOBUFC Input/Output Buffer with separated control Ts for each inputs

#### Bit-Size

(1), 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, 32

- S Single pin version
- B Bus pin version

## **Bus Joiner**

Two conventions are utilized to name the Bus Joiners. JB describes the *System Bus Joiner* and the following syntax describes the remaining Bus Joiners:

#### J<Bit><Port>[Bus-Num]\_<Bit><Port>[Bus-Num] [Pin-Type]

Bit

2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, 32

Port

- S Single pin
- B Bus

#### Bus-Num

(1), 2, 4, 8

#### Pin-Type

X - INOUT

## **Clock Divider**

The Clock Divider naming convention is defined as follows.

#### CDIV[Num][Duty Cycle]

#### Num

 $2,\,3,\,4,\,5,\,6,\,7,\,8,\,9,\,10,\,12,\,16,\,20,\,24,\,32,\,64,\,128,\,256$ 

Programmable versions have the following prefixes:

- N\_8 8-Bit Programmable
- N\_16 16-Bit Programmable
- N\_32 32-Bit Programmable

#### Duty Circle

DC50 - Duty Cycle of 50%

## **Clock Manager**

The Clock Manager namming convention is defined as follows.

CLKMAN\_<Num>

Num

number of operational output ports

## Comparator

The Comparator naming convention is defined as follows.

#### <Type><Bit-Size>[Version]

#### Туре

COMP - Identity Comparator COMPM - Magnitude Comparator

#### Bit-Size

2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, 32

- S Single pin version
- B Bus pin version

## Counter

The Counter naming convention is defined as follows.

#### C<Type><Bit-Size><Function|{Function}>[Direction] [Version]

#### Туре

В	- Cascadable Binary Counter
D	- Cascadable Binary-Coded-Decimal (BCD) Counter
J	- Johnson Counter
R	- Negative-Edge Binary Ripple Counter

#### Bit-Size

2, 4, 8, 16, 32	- for type B, R
4	- for type D
0 4 5 0 40 0	

2, 4, 5, 8, 16, 32 - for type J

#### Function

- C Asynchronous Clear
- R Synchronous Reset
- L Loadable (Synchronous Load)
- E Clock Enable

#### Direction

D - Bidirectional (Up/Down)

- S Single pin version
- B Bus pin version

## Decoder

Various functional types of Decoders are available to accommodate design needs. The naming convention is defined as follows.

#### D<Type>[Function] [Version]

#### Туре

- 4\_10 Binary-Coded-Decimal (BCD) Decoder
- 7SEG 7-Segment-Display Decoder for Common-Cathode LED (Active High Output)
- 7SEGN 7-Segment-Display Decoder for Common-Anode LED (Active Low Output)
- *n\_m* Binary *n*-bit to *m*-bit Decoder, available in 2\_4, 3\_8, 4\_16, 5\_32

#### Function

E - With Enable. (for 4\_10, *n\_m* only)

- S Single pin version
- B Bus pin version

## Encoder

The Encoder naming convention is defined as follows.

#### E<Type>[Version]

#### Туре

- 10\_4 Binary-Coded-Decimal (BCD) Encoder
- *n\_m n*-bit to *m*-bit Priority Encoder, available in 4\_2, 8\_3, 10\_4, 16\_4, 32\_5

#### Function

E - With Enable

- S Single pin version
- B Bus pin version

## Flip-Flop

The Flip-Flop naming convention is defined as follows.

#### F<Type>[Bit-Size] [Function | {Function}] [State] [Version]

#### Туре

- D D Flip-Flop
- JK JK Flip-Flop
- T Toggle Flip-Flop

#### Bit-Size

- (1), 2, 4, 8, 16, 32- for type D
- (1) for other types

#### Function

- C Asynchronous Clear
- R Synchronous Reset (i.e. Synchronous Clear)
- P Asynchronous Preset
- S Synchronous Set (i.e. Synchronous Preset)
- E Clock Enable

#### State

- \_1 Negative Clock Edge Triggered
- N With Non-inverted and Inverted Outputs

- S Single pin version
- B Bus pin version

## **JTAG**

The JTAG naming convention is defined as follows.

#### <Type>

Туре

NEXUS\_JTAG\_PORT - Soft Nexus-Chain Connector

## Latch

The Latch naming convention is defined as follows.

#### LD[Bit-Size][Function|{Function}][State][Version]

#### Bit-Size

(1), 2, 3, 4, 8, 16, 32

#### Function

- C Clear
- P Preset
- E Gate Enable

#### State

\_1 - Inverted Gate

- S Single pin version
- B Bus pin version

### **Logic Primitive**

The Logic Primitive naming convention is defined as follows.

<Type><Bit-Size>[Function] [Version]

#### Туре

- AND AND Gate
- NAND NAND Gate
- OR OR Gate
- NOR NOR Gate
- XNOR Exclusive-NOR Gate
- XOR Exclusive-OR Gate
- INV Inverter
- TCZO True/Complement, Zero/One Element
- SOP Sum of Products

#### Bit-Size

- 2, 3, 4, 5, 6, 7, 8, 9, 12, 16, 32 for AND, NAND, OR, NOR, XNOR, XOR
- (1), 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, 32 for INV
- *m\_n* Applicable to SOP only. Indicates *m* number of *n*-input AND gates in the Sum of Products combination, available in 2\_2, 2\_3, 2\_4, 4\_2

#### Function

(Applicable to AND, NAND, OR, NOR, XNOR and XOR only)

Nm - m inverted inputs

(applicable to Bit-Size 2, 3, 4, 5, where *m* is less than or equal to Bit-Size)

D - Dual Output (applicable for AND and OR gates with a Bit-Size of 2, 3, 4)

- S Single pin version
- B Bus pin version

### Memory

The Memory component naming convention is defined as follows.

#### <Type><Port Type>[Function|{Function}]

#### Туре

- RAM Random Access Memory
- ROM Read Only Memory

#### Port Type

- S Single Port
- D Dual Port

#### Function

- E With Enable
- R With Reset
- B Byte Addressable

### **Multiplexer**

The Multiplexer naming convention is defined as follows.

#### M<Data Width>\_<Type>[Function][Select]

#### Data Width

1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, 32

#### Туре

- BnB1 n-to-1 Multiplexer; n number of buses switch to 1 bus, bus size is defined by Data Width.
- SnS1 *n*-to-1 Multiplexer; *n* groups of single bit pins switch to 1 group, number of pins in a group is defined by Data Width.
- BnS1 n-to-1 Multiplexer; an n-bit bus switches to 1-bit single pin, apply for Data Width = 1.
- B1Bn 1-to-n DeMultiplexer; 1 bus switch to n number of busses, bus size is defined by Data Width.
- S1Sn 1-to-n DeMultiplexer; 1 group of single bit pins switch to n group, number of pins in a group is defined by Data Width.
- S1Bn 1-to-n DeMultiplexer; 1-bit single pin switches to an n-bit bus, apply for Data Width = 1.

\**n* is available in 2, 4, 8, 16

#### Function

E - With Enable

#### Select

\_SB - With Bus Version Select

## **Numeric Connector**

These components are available for binary logic connections. The naming convention is as follows.

#### NUM<Hex Value>

Hex Value

0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F

### **Shift Register**

The Shift Register naming convention is defined as follows.

#### SR<Bit-Size><Function | {Function}>[Direction] [Version]

#### Bit-Size

4, 8, 16, 32

#### Function

- C Asynchronous Clear
- R Synchronous Reset (i.e. Synchronous Clear)
- L Loadable (Synchronous Load, ie. Parallel In)
- E Clock Enable

#### Direction

D - Bidirectional (with left or right shift option)

- S Single pin version
- B Bus pin version

## Shifter

The Shifter naming convention is defined as follows.

#### BRLSHFT<Bit-Size><Function>[Version]

#### Bit-Size

4, 8, 16, 32

#### Function

M - Fill Mode and direction control

- S Single pin version
- B Bus pin version

## **Wired Function**

The Wired Function naming convention is defined as follows.

#### <Type>[Bit-Size]<Version>

#### Туре

PULLUP	<ul> <li>Pull-up Resistor</li> </ul>

PULLDOWN - Pull-down Resistor

#### Bit-Size

(1), 2, 4, 8, 12, 16, 32

- S Single pin version
- B Bus pin version

# **Functional Classes**

This section lists the name of all components along with a short description. Components are grouped according to functional class; the following classes are available:

- Arithmetic Function
- <u>Buffer</u>
- Bus Joiner
- Clock Divider
- <u>Clock Manager</u>
- <u>Comparator</u>
- <u>Counter</u>
- Decoder
- Encoder
- Flip-Flop
- <u>JTAG</u>
- Latch
- Logic Primitive
- <u>Memory</u>
- <u>Multiplexer</u>
- Numeric Connector
- Shift Register
- <u>Shifter</u>
- Wired Function

## **Arithmetic Function**

Various types of Arithmetic function are available as follows:

- ACC1
   1-Bit Loadable Cascadable Accumulator with Synchronous Reset
- <u>ACC2B</u> 2-Bit Loadable Cascadable Accumulator with Synchronous Reset, Bus Version
- <u>ACC2S</u> 2-Bit Loadable Cascadable Accumulator with Synchronous Reset, Single Pin Version
- ACC4B
   4-Bit Loadable Cascadable Accumulator with Synchronous Reset, Bus
   Version
- ACC4S
   4-Bit Loadable Cascadable Accumulator with Synchronous Reset, Single
   Pin Version
- ACC8B 8-Bit Loadable Cascadable Accumulator with Synchronous Reset, Bus Version
- ACC16B 16-Bit Loadable Cascadable Accumulator with Synchronous Reset, Bus Version
- ACC32B 32-Bit Loadable Cascadable Accumulator with Synchronous Reset, Bus Version
- ADD1 1-Bit Cascadable Full Adder
- ADD2B 2-Bit Cascadable Full Adder with Signed and Unsigned Operations, Bus Version
- ADD2S 2-Bit Cascadable Full Adder with Signed and Unsigned Operations, Single Pin Version
- ADD4B
   4-Bit Cascadable Full Adder with Signed and Unsigned Operations, Bus
   Version
- ADD4S 4-Bit Cascadable Full Adder with Signed and Unsigned Operations, Single Pin Version
- ADD8B 8-Bit Cascadable Full Adder with Signed and Unsigned Operations, Bus Version
- ADD16B 16-Bit Cascadable Full Adder with Signed and Unsigned Operations, Bus Version
- ADD32B 32-Bit Cascadable Full Adder with Signed and Unsigned Operations, Bus Version
- <u>ADDF2B</u> 2-Bit Cascadable Unsigned Binary Full Adder, Bus Version
- ADDF2S 2-Bit Cascadable Unsigned Binary Full Adder, Single Pin Version
- ADDF4B
   4-Bit Cascadable Unsigned Binary Full Adder, Bus Version
- ADDF4S
   4-Bit Cascadable Unsigned Binary Full Adder, Single Pin Version
- <u>ADDF8B</u> 8-Bit Cascadable Unsigned Binary Full Adder, Bus Version

- ADDF16B 16-Bit Cascadable Unsigned Binary Full Adder, Bus Version
- <u>ADDF32B</u> 32-Bit Cascadable Unsigned Binary Full Adder, Bus Version
- <u>ADDFR2B</u> 2-Bit Cascadable Unsigned Binary Registered Full Adder, Bus Version
- ADDFR2S 2-Bit Cascadable Unsigned Binary Registered Full Adder, Single Pin Version
- <u>ADDFR4B</u> 4-Bit Cascadable Unsigned Binary Registered Full Adder, Bus Version
- ADDFR4S
   4-Bit Cascadable Unsigned Binary Registered Full Adder, Single Pin Version
- <u>ADDFR8B</u> 8-Bit Cascadable Unsigned Binary Registered Full Adder, Bus Version
- ADDFR16B 16-Bit Cascadable Unsigned Binary Registered Full Adder, Bus Version
- ADDFR32B 32-Bit Cascadable Unsigned Binary Registered Full Adder, Bus Version
- ADDR1 1-Bit Cascadable Registered Full Adder
- ADDR2B 2-Bit Cascadable Registered Full Adder with Signed and Unsigned Operations, Bus Version
- ADDR2S 2-Bit Cascadable Registered Full Adder with Signed and Unsigned Operations, Single Pin Version
- ADDR4B
   4-Bit Cascadable Registered Full Adder with Signed and Unsigned
   Operations, Bus Version
- ADDR4S
   4-Bit Cascadable Registered Full Adder with Signed and Unsigned
   Operations, Single Pin Version
- ADDR8B 8-Bit Cascadable Registered Full Adder with Signed and Unsigned
   Operations, Bus Version
- ADDR16B 16-Bit Cascadable Registered Full Adder with Signed and Unsigned
   Operations, Bus Version
- ADDR32B 32-Bit Cascadable Registered Full Adder with Signed and Unsigned
   Operations, Bus Version
- ADSU1
   1-Bit Cascadable Full Adder/Subtracter
- ADSU2B 2-Bit Cascadable Full Adder/Subtracter with Signed and Unsigned
   Operations, Bus Version
- ADSU2S 2-Bit Cascadable Full Adder/Subtracter with Signed and Unsigned
   Operations, Single Pin Version
- ADSU4B
   4-Bit Cascadable Full Adder/Subtracter with Signed and Unsigned
   Operations, Bus Version
- ADSU4S
   4-Bit Cascadable Full Adder/Subtracter with Signed and Unsigned
   Operations, Single Pin Version
- ADSU8B 8-Bit Cascadable Full Adder/Subtracter with Signed and Unsigned
   Operations, Bus Version
- ADSU16B 16-Bit Cascadable Full Adder/Subtracter with Signed and Unsigned
   Operations, Bus Version

- ADSU32B 32-Bit Cascadable Full Adder/Subtracter with Signed and Unsigned
   Operations, Bus Version
- ADSUR1 1-Bit Cascadable Registered Full Adder/Subtracter
- ADSUR2B 2-Bit Cascadable Registered Full Adder/Subtracter with Signed and Unsigned Operations, Bus Version
- ADSUR2S 2-Bit Cascadable Registered Full Adder/Subtracter with Signed and Unsigned Operations, Single Pin Version
- ADSUR4B
   4-Bit Cascadable Registered Full Adder/Subtracter with Signed and
   Unsigned Operations, Bus Version
- ADSUR4S
   4-Bit Cascadable Registered Full Adder/Subtracter with Signed and
   Unsigned Operations, Single Pin Version
- ADSUR8B 8-Bit Cascadable Registered Full Adder/Subtracter with Signed and Unsigned Operations, Bus Version
- ADSUR16B 16-Bit Cascadable Registered Full Adder/Subtracter with Signed and Unsigned Operations, Bus Version
- ADSUR32B 32-Bit Cascadable Registered Full Adder/Subtracter with Signed and Unsigned Operations, Bus Version
- <u>MULT2B</u> 2x2 Signed Multiplier, Bus Version
- <u>MULT2S</u> 2x2 Signed Multiplier, Single Pin Version
- <u>MULT4B</u> 4x4 Signed Multiplier, Bus Version
- <u>MULT4S</u>
   4x4 Signed Multiplier, Single Pin Version
- <u>MULT8B</u> 8x8 Signed Multiplier, Bus Version
- <u>MULT16B</u> 16x16 Signed Multiplier, Bus Version
- <u>MULT18B</u> 18x18 Signed Multiplier, Bus Version
- <u>MULT32B</u> 32x32 Signed Multiplier, Bus Version
- MULTR2B 2x2 Signed Registered Multiplier, Bus Version
- <u>MULTR2S</u> 2x2 Signed Registered Multiplier, Single Pin Version
  - MULTR4B 4x4 Signed Registered Multiplier, Bus Version
- <u>MULTR4S</u> 4x4 Signed Registered Multiplier, Single Pin Version
- <u>MULTR8B</u> 8x8 Signed Registered Multiplier, Bus Version
- <u>MULTR16B</u> 16x16 Signed Registered Multiplier, Bus Version
- MULTR18B 18x18 Signed Registered Multiplier, Bus Version
- <u>MULTR32B</u> 32x32 Signed Registered Multiplier, Bus Version
- <u>MULTU2B</u> 2x2 Unsigned Multiplier, Bus Version
- <u>MULTU2S</u> 2x2 Unsigned Multiplier, Single Pin Version
- <u>MULTU4B</u> 4x4 Unsigned Multiplier, Bus Version
- <u>MULTU4S</u> 4x4 Unsigned Multiplier, Single Pin Version
- MULTU8B 8x8 Unsigned Multiplier, Bus Version

.

- <u>MULTU16B</u> 16x16 Unsigned Multiplier, Bus Version
- <u>MULTU18B</u> 18x18 Unsigned Multiplier, Bus Version
- <u>MULTU32B</u> 32x32 Unsigned Multiplier, Bus Version
- <u>MULTUR2B</u> 2x2 Unsigned Registered Multiplier, Bus Version
- <u>MULTUR2S</u> 2x2 Unsigned Registered Multiplier, Single Pin Version
- <u>MULTUR4B</u> 4x4 Unsigned Registered Multiplier, Bus Version
- <u>MULTUR4S</u> 4x4 Unsigned Registered Multiplier, Single Pin Version
- MULTUR8B 8x8 Unsigned Registered Multiplier, Bus Version
- <u>MULTUR16B</u> 16x16 Unsigned Registered Multiplier, Bus Version
- MULTUR18B 18x18 Unsigned Registered Multiplier, Bus Version
- <u>MULTUR32B</u> 32x32 Unsigned Registered Multiplier, Bus Version
- PAR9B 9-Bit Odd/Even Parity Generators/Checker, Bus Version
- PAR9S 9-Bit Odd/Even Parity Generators/Checker, Single Pin Version

### **Buffer**

Multiple input and tri-state buffers are available as follows:

BUF 1-bit General Purpose (Non-inverting) Buffer • BUF2B 2-Bit General Purpose (Non-inverting) Buffer, Bus Version BUF2S 2-Bit General Purpose (Non-inverting) Buffer, Single Pin Version BUF3B 3-Bit General Purpose (Non-inverting) Buffer, Bus Version • BUF3S 3-Bit General Purpose (Non-inverting) Buffer, Single Pin Version BUF4B 4-Bit General Purpose (Non-inverting) Buffer, Bus Version • BUF4S 4-Bit General Purpose (Non-inverting) Buffer, Single Pin Version • BUF5B 5-Bit General Purpose (Non-inverting) Buffer, Bus Version • 5-Bit General Purpose (Non-inverting) Buffer, Single Pin Version BUF5S • BUF6B 6-Bit General Purpose (Non-inverting) Buffer, Bus Version • BUF6S 6-Bit General Purpose (Non-inverting) Buffer, Single Pin Version BUF7B 7-Bit General Purpose (Non-inverting) Buffer, Bus Version BUF7S 7-Bit General Purpose (Non-inverting) Buffer, Single Pin Version BUF8B 8-Bit General Purpose (Non-inverting) Buffer, Bus Version BUF8S 8-Bit General Purpose (Non-inverting) Buffer, Single Pin Version BUF9B 9-Bit General Purpose (Non-inverting) Buffer, Bus Version • BUF9S 9-Bit General Purpose (Non-inverting) Buffer, Single Pin Version • BUF10B 10-Bit General Purpose (Non-inverting) Buffer, Bus Version • BUF10S 10-Bit General Purpose (Non-inverting) Buffer, Single Pin Version • BUF12B 12-Bit General Purpose (Non-inverting) Buffer, Bus Version • BUF12S 12-Bit General Purpose (Non-inverting) Buffer, Single Pin Version • BUF16B 16-Bit General Purpose (Non-inverting) Buffer, Bus Version • BUF16S 16-Bit General Purpose (Non-inverting) Buffer, Single Pin Version • BUF32B 32-Bit General Purpose (Non-inverting) Buffer, Bus Version • BUF32S 32-Bit General Purpose (Non-inverting) Buffer, Single Pin Version • BUFE 1-bit 3-state Buffer with Active High Enable . BUFE2B 2-Bit 3-state Buffer with Active High Enable, Bus Version • BUFE2S 2-Bit 3-state Buffer with Active High Enable, Single Pin Version • BUFE3B 3-Bit 3-state Buffer with Active High Enable, Bus Version • BUFE3S 3-Bit 3-state Buffer with Active High Enable, Single Pin Version . 4-Bit 3-state Buffer with Active High Enable, Bus Version BUFE4B . BUFE4S 4-Bit 3-state Buffer with Active High Enable, Single Pin Version BUFE5B 5-Bit 3-state Buffer with Active High Enable, Bus Version

•	BUFE5S	5-Bit 3-state Buffer with Active High Enable, Single Pin Version
٠	BUFE6B	6-Bit 3-state Buffer with Active High Enable, Bus Version
•	BUFE6S	6-Bit 3-state Buffer with Active High Enable, Single Pin Version
•	BUFE7B	7-Bit 3-state Buffer with Active High Enable, Bus Version
•	BUFE7S	7-Bit 3-state Buffer with Active High Enable, Single Pin Version
٠	BUFE8B	8-Bit 3-state Buffer with Active High Enable, Bus Version
٠	BUFE8S	8-Bit 3-state Buffer with Active High Enable, Single Pin Version
•	BUFE9B	9-Bit 3-state Buffer with Active High Enable, Bus Version
•	BUFE9S	9-Bit 3-state Buffer with Active High Enable, Single Pin Version
٠	BUFE10B	10-Bit 3-state Buffer with Active High Enable, Bus Version
٠	BUFE10S	10-Bit 3-state Buffer with Active High Enable, Single Pin Version
•	BUFE12B	12-Bit 3-state Buffer with Active High Enable, Bus Version
•	BUFE12S	12-Bit 3-state Buffer with Active High Enable, Single Pin Version
•	<u>BUFE16B</u>	16-Bit 3-state Buffer with Active High Enable, Bus Version
•	BUFE16S	16-Bit 3-state Buffer with Active High Enable, Single Pin Version
•	BUFE32B	32-Bit 3-state Buffer with Active High Enable, Bus Version
•	BUFE32S	32-Bit 3-state Buffer with Active High Enable, Single Pin Version
•	<u>BUFT</u>	1-Bit 3-state Buffer with Active Low Enable
•	BUFT2B	2-Bit 3-state Buffer with Active Low Enable, Bus Version
•	BUFT2S	2-Bit 3-state Buffer with Active Low Enable, Single Pin Version
•	BUFT3B	3-Bit 3-state Buffer with Active Low Enable, Bus Version
•	BUFT3S	3-Bit 3-state Buffer with Active Low Enable, Single Pin Version
•	<u>BUFT4B</u>	4-Bit 3-state Buffer with Active Low Enable, Bus Version
•	BUFT4S	4-Bit 3-state Buffer with Active Low Enable, Single Pin Version
•	<u>BUFT5B</u>	5-Bit 3-state Buffer with Active Low Enable, Bus Version
•	BUFT5S	5-Bit 3-state Buffer with Active Low Enable, Single Pin Version
•	BUFT6B	6-Bit 3-state Buffer with Active Low Enable, Bus Version
•	BUFT6S	6-Bit 3-state Buffer with Active Low Enable, Single Pin Version
•	BUFT7B	7-Bit 3-state Buffer with Active Low Enable, Bus Version
•	BUFT7S	7-Bit 3-state Buffer with Active Low Enable, Single Pin Version
•	BUFT8B	8-Bit 3-state Buffer with Active Low Enable, Bus Version
•	BUFT8S	8-Bit 3-state Buffer with Active Low Enable, Single Pin Version
•	BUFT9B	9-Bit 3-state Buffer with Active Low Enable, Bus Version
•	BUFT9S	9-Bit 3-state Buffer with Active Low Enable, Single Pin Version
•	BUFT10B	10-Bit 3-state Buffer with Active Low Enable, Bus Version
•	BUFT10S	10-Bit 3-state Buffer with Active Low Enable, Single Pin Version

- BUFT12B 12-Bit 3-state Buffer with Active Low Enable, Bus Version
- BUFT12S
   12-Bit 3-state Buffer with Active Low Enable, Single Pin Version
- <u>BUFT16B</u> 16-Bit 3-state Buffer with Active Low Enable, Bus Version
- <u>BUFT16S</u> 16-Bit 3-state Buffer with Active Low Enable, Single Pin Version
- <u>BUFT32B</u> 32-Bit 3-state Buffer with Active Low Enable, Bus Version
- BUFT32S 32-Bit 3-state Buffer with Active Low Enable, Single Pin Version
- IOBUF Input/Output Buffer
- IOBUF2B 2-Bit Input/Output Buffer, Bus Version
- IOBUF2S 2-Bit Input/Output Buffer, Single Pin Version
- IOBUF3B 3-Bit Input/Output Buffer, Bus Version
- IOBUF4B 4-Bit Input/Output Buffer, Bus Version
- IOBUF4S
   4-Bit Input/Output Buffer, Single Pin Version
- IOBUF5B 5-Bit Input/Output Buffer, Bus Version
  - IOBUF6B 6-Bit Input/Output Buffer, Bus Version
- IOBUF7B 7-Bit Input/Output Buffer, Bus Version
- IOBUF8B 8-Bit Input/Output Buffer, Bus Version
- <u>IOBUF9B</u> 9-Bit Input/Output Buffer, Bus Version
- <u>IOBUF10B</u> 10-Bit Input/Output Buffer, Bus Version
  - IOBUF12B 12-Bit Input/Output Buffer, Bus Version
- <u>IOBUF16B</u> 16-Bit Input/Output Buffer, Bus Version
  - IOBUF32B 32-Bit Input/Output Buffer, Bus Version
    - IOBUFC2B 2-Bit Input/Output Buffer With Separated Control, Bus Version
    - IOBUFC2S 2-Bit Input/Output Buffer With Separated Control, Single Pin Version
    - <u>IOBUFC3B</u> 3-Bit Input/Output Buffer With Separated Control, Bus Version
    - IOBUFC4B 4-Bit Input/Output Buffer With Separated Control, Bus Version
    - IOBUFC4S 4-Bit Input/Output Buffer With Separated Control, Single Pin Version
    - IOBUFC5B 5-Bit Input/Output Buffer With Separated Control, Bus Version
    - <u>IOBUFC6B</u> 6-Bit Input/Output Buffer With Separated Control, Bus Version
  - <u>IOBUFC7B</u> 7-Bit Input/Output Buffer With Separated Control, Bus Version
    - IOBUFC8B 8-Bit Input/Output Buffer With Separated Control, Bus Version
  - <u>IOBUFC9B</u> 9-Bit Input/Output Buffer With Separated Control, Bus Version
- IOBUFC10B 10-Bit Input/Output Buffer With Separated Control, Bus Version
- IOBUFC12B 12-Bit Input/Output Buffer With Separated Control, Bus Version
- IOBUFC16B 16-Bit Input/Output Buffer With Separated Control, Bus Version
- <u>IOBUFC32B</u> 32-Bit Input/Output Buffer With Separated Control, Bus Version

•

•

•

•

•

.

.

.

## **Bus Joiner**

Bus joiners are components that allow splitting or merging of buss slices to suite your needs. Various types are available as follows:

- J2B2 4B 2 x 2-Bit input bus to 1 x 4-bit output bus J3B 3S 3-Bit input bus to 3 Single pin outputs J3S 3B 3 Single pin inputs to single 3-Bit output bus • J3S 3BX 3 Single pin IO to single 3-Bit IO bus J4B2 8B 2 x 4-Bit input bus to 1 x 8-bit output bus • J4B4 16B 4 x 4-Bit input bus to 1 x 16-bit output bus • J4B8 32B 8 x 4-Bit input bus to 1 x 32-bit output bus . J4B 2B2 1 x 4-bit input bus to 2 x 2-Bit output bus • J4B 2B2X 1 x 4-bit IO bus to 2 x 2-Bit IO bus • J4B 4S 4-Bit input bus to 4 Single pin outputs • J4S 4B 4 Single pin inputs to single 4-Bit output bus . J4S 4BX 4 Single pin IO to single 4-Bit IO bus . J5B 5S 5-Bit input bus to 5 Single pin outputs • J5S 5B 5 Single pin inputs to single 5-Bit output bus . J5S 5BX 5 Single pin IO to single 5-Bit IO bus . J6B 6S 6-Bit input bus to 6 Single pin outputs • J6S 6B 6 Single pin inputs to single 6-Bit output bus • J6S 6BX 6 Single pin IO to single 6-Bit IO bus . J7B 7S 7-Bit input bus to 7 Single pin outputs . <u>J7S 7B</u> 7 Single pin inputs to single 7-Bit output bus . J7S 7BX 7 Single pin IO to single 7-Bit IO bus . J8B2 16B 2 x 8-Bit input bus to 1 x 16-bit output bus . J8B4 32B 4 x 8-Bit input bus to 1 x 32-bit output bus . J8B 4B2 1 x 8-bit input bus to 2 x 4-Bit output bus • J8B 4B2X 1 x 8-bit IO bus to 2 x 4-Bit IO bus . J8B 8S • 8-Bit input bus to 8 single pin outputs J8S 8B • 8 Single pin inputs to single 8-Bit output bus 8 Single pin IO to single 8-Bit IO bus <u>J8S 8BX</u> • **J9B 9S** 9-Bit input bus to 9 Single pin outputs J9S 9B 9 Single pin inputs to single 9-Bit output bus • J9S 9BX 9 Single pin IO to single 9-Bit IO bus
  - <u>J10B\_10S</u> 10-Bit input bus to 10 Single pin outputs

- <u>J10S\_10B</u> 10 Single pin inputs to single 10-Bit output bus
- <u>J10S\_10BX</u> 10 Single pin IO to single 10-Bit IO bus
- <u>J12B\_12S</u> 12-Bit input bus to 12 single pin outputs
- <u>J12S\_12B</u>
   12 Single pin inputs to single 12-Bit output bus
- <u>J12S\_12BX</u> 12 single-Bit IO to single 12-Bit IO bus
- <u>J16B2\_32B</u> 2 x 16-Bit input bus to 1 x 32-bit output bus
  - <u>J16B\_4B4</u> 1 x 16-bit input bus to 4 x 4-Bit output bus
- <u>J16B\_4B4X</u> 1 x 16-bit IO bus to 4 x 4-Bit IO bus
- <u>J16B\_8B2</u> 1 x 16-bit input bus to 2 x 8-Bit output bus
- J16B\_8B2X 1 x 16-bit IO bus to 2 x 8-Bit IO bus
- <u>J16B\_16S</u> Single 16-Bit input bus to 16 single pin outputs
- <u>J16S 16B</u> 16 Single pin inputs to single 16-Bit output bus
- <u>J16S\_16BX</u>
   16 Single pin IO to single 16-Bit IO bus
  - J32B\_4B8 1 x 32-Bit input bus to 8 x 4-Bit output bus
- <u>J32B\_4B8X</u> 1 x 32-Bit IO bus to 8 x 4-Bit IO bus
- <u>J32B\_8B4</u> 1 x 32-Bit input bus to 4 x 8-Bit output bus
- <u>J32B\_8B4X</u> 1 x 32-Bit IO bus to 4 x 8-Bit IO bus
- <u>J32B\_16B2</u> 1 x 32-bit input bus to 2 x 16-Bit output bus
- <u>J32B\_16B2X</u> 1 x 32-bit IO bus to 2 x 16-Bit IO bus
- <u>JB</u>

٠

System BUS Joiner

## **Clock Divider**

General and programmable clock dividers are available as follows:

•	CDIV2	Clock Divider by 2
•	CDIV2DC50	Clock Divider by 2 with 50% Duty Cycle Output
•	CDIV3	Clock Divider by 3
•	CDIV4	Clock Divider by 4
•	CDIV4DC50	Clock Divider by 4 with 50% Duty Cycle Output
•	CDIV5	Clock Divider by 5
•	CDIV6	Clock Divider by 6
•	CDIV6DC50	Clock Divider by 6 with 50% Duty Cycle Output
•	CDIV7	Clock Divider by 7
•	CDIV8	Clock Divider by 8
•	CDIV8DC50	Clock Divider by 8 with 50% Duty Cycle Output
•	CDIV9	Clock Divider by 9
•	<u>CDIV10</u>	Clock Divider by 10
•	CDIV10DC50	Clock Divider by 10 with 50% Duty Cycle Output
•	<u>CDIV12</u>	Clock Divider by 12
•	CDIV12DC50	Clock Divider by 12 with 50% Duty Cycle Output
•	CDIV16	Clock Divider by 16
•	CDIV16DC50	Clock Divider by 16 with 50% Duty Cycle Output
•	CDIV20	Clock Divider by 20
•	CDIV20DC50	Clock Divider by 20 with 50% Duty Cycle Output
•	CDIV24	Clock Divider by 24
•	CDIV24DC50	Clock Divider by 24 with 50% Duty Cycle Output
•	CDIV32	Clock Divider by 32
•	CDIV32DC50	Clock Divider by 32 with 50% Duty Cycle Output
•	CDIV64	Clock Divider by 64
•	CDIV64DC50	Clock Divider by 64 with 50% Duty Cycle Output
•	<u>CDIV128</u>	Clock Divider by 128
•	CDIV128DC50	Clock Divider by 128 with 50% Duty Cycle Output
•	<u>CDIV256</u>	Clock Divider by 256
•	CDIV256DC50	Clock Divider by 256 with 50% Duty Cycle Output
•	CDIVN_8	8-Bit Programmable Clock Divider
•	CDIVN_16	16-Bit Programmable Clock Divider
•	CDIVN_32	32-Bit Programmable Clock Divider

## **Clock Manager**

Various clock manager components are available as follows:

- <u>CLKMAN\_1</u> Single Operational Output Clock Manager
- <u>CLKMAN\_2</u> Dual Operational Output Clock Manager
- <u>CLKMAN\_3</u> Multiple Operational Output Clock Manager
- <u>CLKMAN\_4</u> Multiple Operational Output Clock Manager

## Comparator

.

Magnitude, identity and address comparators are available as follows:

2-Bit Identity Comparator, Bus Version COMP2B COMP2S 2-Bit Identity Comparator, Single Pin Version COMP3B 3-Bit Identity Comparator, Bus Version COMP3S 3-Bit Identity Comparator, Single Pin Version COMP4B 4-Bit Identity Comparator, Bus Version • COMP4S 4-Bit Identity Comparator, Single Pin Version • COMP5B 5-Bit Identity Comparator, Bus Version • COMP5S 5-Bit Identity Comparator, Single Pin Version • COMP6B 6-Bit Identity Comparator, Bus Version • COMP6S 6-Bit Identity Comparator, Single Pin Version COMP7B 7-Bit Identity Comparator, Bus Version COMP7S 7-Bit Identity Comparator, Single Pin Version COMP8B 8-Bit Identity Comparator, Bus Version • COMP8S 8-Bit Identity Comparator, Single Pin Version COMP9B 9-Bit Identity Comparator, Bus Version COMP9S 9-Bit Identity Comparator, Single Pin Version COMP10B 10-Bit Identity Comparator, Bus Version • COMP10S 10-Bit Identity Comparator, Single Pin Version • COMP12B 12-Bit Identity Comparator, Bus Version • COMP12S 12-Bit Identity Comparator, Single Pin Version . COMP16B 16-Bit Identity Comparator, Bus Version . COMP16S 16-Bit Identity Comparator, Single Pin Version • COMP32B 32-Bit Identity Comparator, Bus Version • 2-Bit Magnitude Comparator, Bus Version COMPM2B . COMPM2S 2-Bit Magnitude Comparator, Single Pin Version . COMPM3B 3-Bit Magnitude Comparator, Bus Version . COMPM3S 3-Bit Magnitude Comparator, Single Pin Version . COMPM4B 4-Bit Magnitude Comparator, Bus Version . COMPM4S 4-Bit Magnitude Comparator, Single Pin Version . COMPM5B 5-Bit Magnitude Comparator, Bus Version . COMPM5S 5-Bit Magnitude Comparator, Single Pin Version . 6-Bit Magnitude Comparator, Bus Version COMPM6B . COMPM6S 6-Bit Magnitude Comparator, Single Pin Version

- <u>COMPM7B</u> 7-Bit Magnitude Comparator, Bus Version
- <u>COMPM7S</u> 7-Bit Magnitude Comparator, Single Pin Version
- <u>COMPM8B</u> 8-Bit Magnitude Comparator, Bus Version
- <u>COMPM8S</u> 8-Bit Magnitude Comparator, Single Pin Version
- <u>COMPM9B</u> 9-Bit Magnitude Comparator, Bus Version
- <u>COMPM9S</u> 9-Bit Magnitude Comparator, Single Pin Version
- <u>COMPM10B</u> 10-Bit Magnitude Comparator, Bus Version
- <u>COMPM10S</u> 10-Bit Magnitude Comparator, Single Pin Version
- <u>COMPM12B</u> 12-Bit Magnitude Comparator, Bus Version
- <u>COMPM12S</u> 12-Bit Magnitude Comparator, Single Pin Version
- <u>COMPM16B</u>
   16-Bit Magnitude Comparator, Bus Version
- <u>COMPM16S</u>
   16-Bit Magnitude Comparator, Single Pin Version
- <u>COMPM32B</u> 32-Bit Magnitude Comparator, Bus Version

## Counter

Various function and types of counter are available as follows:

- <u>CB2CEB</u>
   2-Bit Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Bus Version
- <u>CB2CES</u>
   2-Bit Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CB2CLEB</u> 2-Bit Loadable Cascadable Binary Counter with Clock Enable and Asynchronous Clear, Bus Version
- <u>CB2CLEDB</u> 2-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear, Bus Version
- <u>CB2CLEDS</u> 2-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CB2CLES</u> 2-Bit Loadable Cascadable Binary Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CB2REB</u> 2-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
- <u>CB2RES</u>
   2-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset, Single Pin Version
- <u>CB2RLEB</u> 2-Bit Loadable Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
- <u>CB2RLES</u> 2-Bit Loadable Cascadable Binary Counter with Clock Enable and Synchronous Reset, Single Pin Version
- <u>CB4CEB</u>
   4-Bit Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Bus Version
- <u>CB4CES</u>
   4-Bit Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CB4CLEB</u>
   4-Bit Loadable Cascadable Binary Counter with Clock Enable and Asynchronous Clear, Bus Version
- <u>CB4CLEDB</u>
   4-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear, Bus Version
- <u>CB4CLEDS</u>
   4-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CB4CLES</u>
   4-Bit Loadable Cascadable Binary Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CB4REB</u>
   4-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
- <u>CB4RES</u>
   4-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset, Single Pin Version

- <u>CB4RLEB</u>
   4-Bit Loadable Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
- <u>CB4RLES</u>
   4-Bit Loadable Cascadable Binary Counter with Clock Enable and Synchronous Reset, Single Pin Version
- <u>CB8CEB</u>
   8-Bit Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Bus Version
- <u>CB8CES</u>
   8-Bit Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CB8CLEB</u> 8-Bit Loadable Cascadable Binary Counter with Clock Enable and Asynchronous Clear, Bus Version
- <u>CB8CLEDB</u>
   8-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear, Bus Version
- <u>CB8CLEDS</u>
   8-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CB8CLES</u>
   8-Bit Loadable Cascadable Binary Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CB8REB</u>
   8-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
- <u>CB8RES</u>
   8-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset, Single Pin Version
- <u>CB8RLEB</u> 8-Bit Loadable Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
- <u>CB8RLES</u>
   8-Bit Loadable Cascadable Binary Counter with Clock Enable and Synchronous Reset, Single Pin Version
- <u>CB16CEB</u>
   16-Bit Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Bus Version
- <u>CB16CES</u>
   16-Bit Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CB16CLEB</u>
   16-Bit Loadable Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Bus Version
- <u>CB16CLEDB</u>
   16-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear, Bus Version
- <u>CB16CLEDS</u>
   16-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CB16CLES</u>
   16-Bit Loadable Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CB16REB</u>
   16-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
- <u>CB16RES</u>
   16-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset, Single Pin Version

- <u>CB16RLEB</u>
   16-Bit Loadable Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
- <u>CB16RLES</u>
   16-Bit Loadable Cascadable Binary Counter with Clock Enable and Synchronous Reset, Single Pin Version
- <u>CB32CEB</u> 32-Bit Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Bus Version
- <u>CB32CLEB</u> 32-Bit Loadable Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Bus Version
- <u>CB32CLEDB</u> 32-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear, Bus Version
- <u>CB32REB</u> 32-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
- <u>CB32RLEB</u> 32-Bit Loadable Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
- <u>CD4CEB</u>
   Cascadable BCD Counter with Clock Enable and Asynchronous Clear, Bus Version
- <u>CD4CES</u>
   Cascadable BCD Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CD4CLEB</u>
   Loadable Cascadable BCD Counter with Clock Enable and Asynchronous Clear, Bus Version
- <u>CD4CLES</u>
   Loadable Cascadable BCD Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CD4REB</u>
   Cascadable BCD Counter with Clock Enable and Synchronous Reset, Bus
   Version
- <u>CD4RES</u>
   Cascadable BCD Counter with Clock Enable and Synchronous Reset, Single Pin Version
- <u>CD4RLEB</u>
   Loadable Cascadable BCD Counter with Clock Enable and Synchronous Reset, Bus Version
- <u>CD4RLES</u>
   Loadable Cascadable BCD Counter with Clock Enable and Synchronous Reset, Single Pin Version
- <u>CJ2CEB</u> 2-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Bus Version
- <u>CJ2CES</u> 2-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CJ2REB</u> 2-Bit Johnson Counter with Clock Enable and Synchronous Reset, Bus Version
- <u>CJ2RES</u> 2-Bit Johnson Counter with Clock Enable and Synchronous Reset, Single Pin Version
- <u>CJ4CEB</u>
   4-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Bus Version

- <u>CJ4CES</u>
   4-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CJ4REB</u>
   4-Bit Johnson Counter with Clock Enable and Synchronous Reset, Bus Version
- <u>CJ4RES</u>
   4-Bit Johnson Counter with Clock Enable and Synchronous Reset, Single Pin Version
- <u>CJ5CEB</u>
   5-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Bus Version
- <u>CJ5CES</u> 5-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CJ5REB</u> 5-Bit Johnson Counters with Clock Enable and Synchronous Reset, Bus Version
- <u>CJ5RES</u> 5-Bit Johnson Counters with Clock Enable and Synchronous Reset, Single Pin Version
- <u>CJ8CEB</u>
   8-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Bus Version
- <u>CJ8CES</u>
   8-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CJ8REB</u> 8-Bit Johnson Counter with Clock Enable and Synchronous Reset, Bus Version
- <u>CJ8RES</u> 8-Bit Johnson Counter with Clock Enable and Synchronous Reset, Single Pin Version
- <u>CJ16CEB</u>
   16-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Bus Version
- <u>CJ16CES</u>
   16-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CJ16REB</u>
   16-Bit Johnson Counter with Clock Enable and Synchronous Reset, Bus Version
- <u>CJ16RES</u>
   16-Bit Johnson Counter with Clock Enable and Synchronous Reset, Single Pin Version
- <u>CJ32CEB</u> 32-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Bus Version
- <u>CJ32REB</u> 32-Bit Johnson Counter with Clock Enable and Synchronous Reset, Bus Version
- <u>CR2CEB</u> 2-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear, Bus Version
- <u>CR2CES</u>
   2-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CR4CEB</u>
   4-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear, Bus Version

- <u>CR4CES</u>
   4-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CR8CEB</u>
   8-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear, Bus Version
- <u>CR8CES</u>
   8-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CR16CEB</u>
   16-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear, Bus Version
- <u>CR16CES</u>
   16-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>CR32CEB</u> 32-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear, Bus Version

# Decoder

Various type of decoders are available as follows:

- D2\_4B Binary 2- to 4-Bit Decoder, Bus Version
- D2\_4EB Binary 2- to 4-Bit Decoder with Enable, Bus Version
- D2\_4ES Binary 2- to 4-Bit Decoder with Enable, Single Pin Version
- D2\_4S Binary 2- to 4-Bit Decoder, Single Pin Version
- D3\_8B Binary 3- to 8-Bit Decoder, Bus Version
- D3\_8EB Binary 3- to 8-Bit Decoder with Enable, Bus Version
- D3\_8ES
   Binary 3- to 8-Bit Decoder with Enable, Single Pin Version
- D3\_8S Binary 3- to 8-Bit Decoder, Single Pin Version
- D4\_10B Binary-Coded-Decimal (BCD) Decoder, Bus Version
- D4\_10EB Binary-Coded-Decimal (BCD) Decoder with Enable, Bus Version
- <u>D4 10ES</u> Binary-Coded-Decimal (BCD) Decoder with Enable, Single Pin Version
- D4\_10S
   Binary-Coded-Decimal (BCD) Decoder, Single Pin Version
- D4\_16B Binary 4- to 16-Bit Decoder, Bus Version
- <u>D4\_16EB</u> Binary 4- to 16-Bit Decoder with Enable, Bus Version
- <u>D4\_16ES</u> Binary 4- to 16-Bit Decoder with Enable, Single Pin Version
- D4\_16S Binary 4- to 16-Bit Decoder, Single Pin Version
- D5\_32B Binary 5- to 32-Bit Decoder, Bus Version
- D5\_32EB Binary 5- to 32-Bit Decoder with Enable, Bus Version
- D7SEGB 7-Segment-Display Decoder for Common-Cathode LED (Active High Output), Bus Version
- D7SEGNB 7-Segment-Display Decoder for Common-Anode LED (Active Low Output), Bus Version
- D7SEGNS
   7-Segment-Display Decoder for Common-Anode LED (Active Low Output), Single Pin Version
- D7SEGS
   7-Segment-Display Decoder for Common-Cathode LED (Active High Output), Single Pin Version

# Encoder

Various type of encoders are available as follows:

- <u>E4\_2B</u> 4- to 2-Bit Priority Encoder, Bus Version
- <u>E4\_2EB</u> 4- to 2-Bit Priority Encoder with Enable, Bus Version
- <u>E4\_2ES</u> 4- to 2-Bit Priority Encoder with Enable, Single Pin Version
- <u>E4\_2S</u>
   4- to 2-Bit Priority Encoder, Single Pin Version
- E8\_3B
   8- to 3-Bit Priority Encoder, Bus Version
- E8\_3EB 8- to 3-Bit Priority Encoder with Enable, Bus Version
- <u>E8\_3ES</u> 8- to 3-Bit Priority Encoder with Enable, Single Pin Version
- E8\_3S
   8- to 3-Bit Priority Encoder, Single Pin Version
- <u>E10\_4B</u> Binary-Coded-Decimal (BCD) Encoder, Bus Version
- <u>E10\_4EB</u> Binary-Coded-Decimal (BCD) Encoder with Enable, Bus Version
- <u>E10\_4ES</u> Binary-Coded-Decimal (BCD) Encoder with Enable, Single Pin Version
- <u>E10\_4S</u> Binary-Coded-Decimal (BCD) Encoder, Single Pin Version
- <u>E16\_4B</u> 16- to 4-Bit Priority Encoder, Bus Version
- <u>E16\_4EB</u> 16- to 4-Bit Priority Encoder with Enable, Bus Version
- <u>E16\_4ES</u> 16- to 4-Bit Priority Encoder with Enable, Single Pin Version
- E16\_4S
   16- to 4-Bit Priority Encoder, Single Pin Version
- <u>E32\_5B</u> 32- to 5-Bit Priority Encoder, Bus Version
- E32\_5EB 32- to 5-Bit Priority Encoder with Enable, Bus Version

# Flip-Flop

General and multi function flip-flops are available as follows:

- FD D-Type Flip-Flop
- ED2B
   2-Bit D-Type Flip-Flop, Bus Version
- <u>FD2CB</u> 2-Bit D-Type Flip-Flop with Asynchronous Clear, Bus Version
- ED2CEB 2-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Clear, Bus Version
- ED2CES 2-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>FD2CPB</u> 2-Bit D-Type Flip-Flop with Asynchronous Preset and Clear, Bus Version
- ED2CPEB 2-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear. Bus Version
- ED2CPES 2-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear, Single Pin Version
- ED2CPS 2-Bit D-Type Flip-Flop with Asynchronous Preset and Clear, Single Pin Version
- ED2CS 2-Bit D-Type Flip-Flop with Asynchronous Clear, Single Pin Version
- ED2EB 2-Bit D Flip-Flop with Clock Enable, Bus Version
- <u>FD2ES</u> 2-Bit D Flip-Flop with Clock Enable, Single Pin Version
- FD2PB 2-Bit D-Type Flip-Flop with Asynchronous Preset, Bus Version
- ED2PEB 2-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset, Bus Version
- ED2PES 2-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset, Single Pin Version
- ED2PS 2-Bit D-Type Flip-Flop with Asynchronous Preset, Single Pin Version
- ED2RB 2-Bit D-Type Flip-Flop with Synchronous Reset, Bus Version
- ED2REB 2-Bit D-Type Flip-Flop with Clock Enable and Synchronous Reset, Bus Version
- ED2RES 2-Bit D-Type Flip-Flop with Clock Enable and Synchronous Reset, Single Pin Version
- ED2RS 2-Bit D-Type Flip-Flop with Synchronous Reset, Single Pin Version
- FD2RSB 2-Bit D-Type Flip-Flop with Synchronous Reset and Set, Bus Version
- ED2RSEB 2-Bit D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable, Bus Version
- ED2RSES 2-Bit D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable, Single Pin Version
- <u>FD2RSS</u> 2-Bit D-Type Flip-Flop with Synchronous Reset and Set, Single Pin Version

- <u>FD2S</u> 2-Bit D-Type Flip-Flop, Single Pin Version
- <u>FD2SB</u> 2-Bit D-Type Flip-Flop with Synchronous Set, Bus Version
- ED2SEB 2-Bit D-Type Flip-Flop with Clock Enable and Synchronous Set, Bus Version
- ED2SES 2-Bit D-Type Flip-Flop with Clock Enable and Synchronous Set, Single Pin Version
- <u>FD2SRB</u> 2-Bit D-Type Flip-Flop with Synchronous Set and Reset, Bus Version
- ED2SREB 2-Bit D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable, Bus Version
- ED2SRES 2-Bit D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable, Single Pin Version
- <u>FD2SRS</u> 2-Bit D-Type Flip-Flop with Synchronous Set and Reset, Single Pin Version
- ED2SS 2-Bit D-Type Flip-Flop with Synchronous Set, Single Pin Version
- <u>FD4B</u> 4-Bit D-Type Flip-Flop, Bus Version
- <u>FD4CB</u> 4-Bit D-Type Flip-Flop with Asynchronous Clear, Bus Version
- FD4CEB
   4-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Clear, Bus
   Version
- FD4CES
   4-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>FD4CPB</u> 4-Bit D-Type Flip-Flop with Asynchronous Preset and Clear, Bus Version
- ED4CPEB 4-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear, Bus Version
- ED4CPES 4-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear, Single Pin Version
- FD4CPS
   4-Bit D-Type Flip-Flop with Asynchronous Preset and Clear, Single Pin
  Version
- <u>FD4CS</u> 4-Bit D-Type Flip-Flop with Asynchronous Clear, Single Pin Version
- <u>FD4EB</u> 4-Bit D Flip-Flop with Clock Enable, Bus Version
- ED4ES 4-Bit D Flip-Flop with Clock Enable, Single Pin Version
- ED4PB
   4-Bit D-Type Flip-Flop with Asynchronous Preset, Bus Version
- FD4PEB
   4-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset, Bus
   Version
- FD4PES
   4-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset, Single
   Pin Version
- <u>FD4PS</u> 4-Bit D-Type Flip-Flop with Asynchronous Preset, Single Pin Version
- <u>FD4RB</u> 4-Bit D-Type Flip-Flop with Synchronous Reset, Bus Version
- FD4REB
   4-Bit D-Type Flip-Flop with Clock Enable and Synchronous Reset, Bus
   Version

- FD4RES
   4-Bit D-Type Flip-Flop with Clock Enable and Synchronous Reset, Single
   Pin Version
- <u>FD4RS</u> 4-Bit D-Type Flip-Flop with Synchronous Reset, Single Pin Version
- <u>FD4RSB</u> 4-Bit D-Type Flip-Flop with Synchronous Reset and Set, Bus Version
- FD4RSEB
   4-Bit D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable, Bus Version
- ED4RSES
   4-Bit D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable, Single Pin Version
- <u>FD4RSS</u> 4-Bit D-Type Flip-Flop with Synchronous Reset and Set, Single Pin Version
- FD4S
   4-Bit D-Type Flip-Flop, Single Pin Version
- <u>FD4SB</u> 4-Bit D-Type Flip-Flop with Synchronous Set, Bus Version
- FD4SEB
   4-Bit D-Type Flip-Flop with Clock Enable and Synchronous Set, Bus
   Version
- FD4SES
   4-Bit D-Type Flip-Flop with Clock Enable and Synchronous Set, Single Pin Version
- <u>FD4SRB</u> 4-Bit D-Type Flip-Flop with Synchronous Set and Reset, Bus Version
- ED4SREB
   4-Bit D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable, Bus Version
- ED4SRES
   4-Bit D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable, Single Pin Version
- ED4SRS
   4-Bit D-Type Flip-Flop with Synchronous Set and Reset, Single Pin Version
- ED4SS
   4-Bit D-Type Flip-Flop with Synchronous Set, Single Pin Version
- <u>FD8B</u> 8-Bit D-Type Flip-Flop, Bus Version
- <u>FD8CB</u> 8-Bit D-Type Flip-Flop with Asynchronous Clear, Bus Version
- ED8CEB
   8-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Clear, Bus Version
- FD8CES
   8-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Clear, Single Pin Version
- ED8CPB
   8-Bit D-Type Flip-Flop with Asynchronous Preset and Clear, Bus Version
- ED8CPEB
   8-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear, Bus Version
- ED8CPES
   8-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear, Single Pin Version
- ED8CPS
   8-Bit D-Type Flip-Flop with Asynchronous Preset and Clear, Single Pin Version
- <u>FD8CS</u> 8-Bit D-Type Flip-Flop with Asynchronous Clear, Single Pin Version
- ED8EB
   8-Bit D Flip-Flop with Clock Enable, Bus Version
- ED8ES
   8-Bit D Flip-Flop with Clock Enable, Single Pin Version
- ED8PB 8-Bit D-Type Flip-Flop with Asynchronous Preset, Bus Version

- ED8PEB 8-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset, Bus Version
- ED8PES
   8-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset, Single Pin Version
- <u>FD8PS</u> 8-Bit D-Type Flip-Flop with Asynchronous Preset, Single Pin Version
- ED8RB
   8-Bit D-Type Flip-Flop with Synchronous Reset, Bus Version
- FD8REB 8-Bit D-Type Flip-Flop with Clock Enable and Synchronous Reset, Bus Version
- FD8RES
   8-Bit D-Type Flip-Flop with Clock Enable and Synchronous Reset, Single Pin Version
- ED8RS 8-Bit D-Type Flip-Flop with Synchronous Reset, Single Pin Version
- <u>FD8RSB</u> 8-Bit D-Type Flip-Flop with Synchronous Reset and Set, Bus Version
- FD8RSEB
   8-Bit D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable, Bus Version
- ED8RSES
   8-Bit D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable, Single Pin Version
- <u>FD8RSS</u> 8-Bit D-Type Flip-Flop with Synchronous Reset and Set, Single Pin Version
- <u>FD8S</u> 8-Bit D-Type Flip-Flop, Single Pin Version
- <u>FD8SB</u> 8-Bit D-Type Flip-Flop with Synchronous Set, Bus Version
- ED8SEB 8-Bit D-Type Flip-Flop with Clock Enable and Synchronous Set, Bus Version
- FD8SES
   8-Bit D-Type Flip-Flop with Clock Enable and Synchronous Set, Single Pin Version
- <u>FD8SRB</u> 8-Bit D-Type Flip-Flop with Synchronous Set and Reset, Bus Version
- FD8SREB 8-Bit D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable, Bus Version
- ED8SRES
   8-Bit D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable, Single Pin Version
- ED8SRS 8-Bit D-Type Flip-Flop with Synchronous Set and Reset, Single Pin Version
- ED8SS
   8-Bit D-Type Flip-Flop with Synchronous Set, Single Pin Version
- <u>FD16B</u> 16-Bit D-Type Flip-Flop, Bus Version
- <u>FD16CB</u> 16-Bit D-Type Flip-Flop with Asynchronous Clear, Bus Version
- FD16CEB 16-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Clear, Bus Version
- FD16CES
   16-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>FD16CPB</u> 16-Bit D-Type Flip-Flop with Asynchronous Preset and Clear, Bus Version
- <u>FD16CPEB</u> 16-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear, Bus Version

- FD16CPES
   16-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear, Single Pin Version
- FD16CPS
   16-Bit D-Type Flip-Flop with Asynchronous Preset and Clear, Single Pin Version
- FD16CS 16-Bit D-Type Flip-Flop with Asynchronous Clear, Single Pin Version
- ED16EB
   16-Bit D Flip-Flop with Clock Enable, Bus Version
- <u>FD16ES</u> 16-Bit D Flip-Flop with Clock Enable, Single Pin Version
- <u>FD16PB</u> 16-Bit D-Type Flip-Flop with Asynchronous Preset, Bus Version
- FD16PEB 16-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset, Bus Version
- FD16PES
   16-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset, Single Pin Version
- <u>FD16PS</u> 16-Bit D-Type Flip-Flop with Asynchronous Preset, Single Pin Version
- FD16RB 16-Bit D-Type Flip-Flop with Synchronous Reset, Bus Version
- FD16REB
   16-Bit D-Type Flip-Flop with Clock Enable and Synchronous Reset, Bus Version
- FD16RES
   16-Bit D-Type Flip-Flop with Clock Enable and Synchronous Reset, Single Pin Version
- <u>FD16RS</u> 16-Bit D-Type Flip-Flop with Synchronous Reset, Single Pin Version
- <u>FD16RSB</u> 16-Bit D-Type Flip-Flop with Synchronous Reset and Set, Bus Version
- ED16RSEB
   16-Bit D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable, Bus Version
- ED16RSES
   16-Bit D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable, Single Pin Version
- ED16RSS
   16-Bit D-Type Flip-Flop with Synchronous Reset and Set, Single Pin Version
- FD16S
   16-Bit D-Type Flip-Flop, Single Pin Version
- <u>FD16SB</u> 16-Bit D-Type Flip-Flop with Synchronous Set, Bus Version
- ED16SEB
   16-Bit D-Type Flip-Flop with Clock Enable and Synchronous Set, Bus
   Version
- ED16SES
   16-Bit D-Type Flip-Flop with Clock Enable and Synchronous Set, Single Pin Version
- <u>FD16SRB</u> 16-Bit D-Type Flip-Flop with Synchronous Set and Reset, Bus Version
- ED16SREB
   16-Bit D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable, Bus Version
- ED16SRES
   16-Bit D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable, Single Pin Version
- ED16SRS
   16-Bit D-Type Flip-Flop with Synchronous Set and Reset, Single Pin Version

- ED16SS
   16-Bit D-Type Flip-Flop with Synchronous Set, Single Pin Version
- ED32B 32-Bit D-Type Flip-Flop, Bus Version
- <u>FD32CB</u> 32-Bit D-Type Flip-Flop with Asynchronous Clear, Bus Version
- FD32CEB 32-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Clear, Bus Version
- <u>FD32CPB</u> 32-Bit D-Type Flip-Flop with Asynchronous Preset and Clear, Bus Version
- ED32CPEB 32-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear, Bus Version
- <u>FD32EB</u> 32-Bit D Flip-Flop with Clock Enable, Bus Version
- <u>FD32PB</u> 32-Bit D-Type Flip-Flop with Asynchronous Preset, Bus Version
- ED32PEB 32-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset, Bus Version
- <u>FD32RB</u> 32-Bit D-Type Flip-Flop with Synchronous Reset, Bus Version
- FD32REB 32-Bit D-Type Flip-Flop with Clock Enable and Synchronous Reset, Bus Version
- <u>FD32RSB</u> 32-Bit D-Type Flip-Flop with Synchronous Reset and Set, Bus Version
- FD32RSEB 32-Bit D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable, Bus Version
- ED32SB 32-Bit D-Type Flip-Flop with Synchronous Set, Bus Version
- FD32SEB 32-Bit D-Type Flip-Flop with Clock Enable and Synchronous Set, Bus Version
- <u>FD32SRB</u> 32-Bit D-Type Flip-Flop with Synchronous Set and Reset, Bus Version
- ED32SREB 32-Bit D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable, Bus Version
- <u>FD\_1</u> D-Type Negative Edge Flip-Flop
- EDC D-Type Flip-Flop with Asynchronous Clear
- <u>FDC\_1</u> D-Type Negative Edge Flip-Flop with Asynchronous Clear
- EDCE D-Type Flip-Flop with Clock Enable and Asynchronous Clear
- FDCE\_1 D-Type Negative Edge Flip-Flop with Clock Enable, Asynchronous Clear and Dual output
- EDCEN D-Type Flip-Flop with Clock Enable, Asynchronous Clear and Inverted and Non-Inverted Outputs
- EDCN D-Type Flip-Flop with Asynchronous Clear and Inverted and Non-Inverted Outputs
- EDCP D-Type Flip-Flop with Asynchronous Preset and Clear
- <u>FDCP\_1</u> D-Type Negative Edge Flip-Flop with Asynchronous Preset and Clear
- EDCPE D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear

- FDCPE\_1 D-Type Negative Edge Flip-Flop with Clock Enable and Asynchronous
   Preset and Clear
- EDCPEN
   D-Type Flip-Flop with Clock Enable, Asynchronous Preset, Clear and Inverted and Non-Inverted Outputs
- EDCPN D-Type Flip-Flop with Asynchronous Preset, Clear and Inverted and Non-Inverted Outputs
- FDE D Flip-Flop with Clock Enable
- <u>FDE\_1</u> D Negative Edge Flip-Flop with Clock Enable
- EDEN D Flip-Flop with Clock Enable and Inverted and Non-Inverted Outputs
- EDN D-Type Flip-Flop with Inverted and Non-Inverted Outputs
- EDP D-Type Flip-Flop with Asynchronous Preset
- <u>FDP\_1</u> D-Type Negative Edge Flip-Flop with Asynchronous Preset
- EDPE D-Type Flip-Flop with Clock Enable and Asynchronous Preset
- <u>FDPE\_1</u> D-Type Flip-Flop with Clock Enable and Asynchronous Preset
- EDPEN D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Inverted and Non-Inverted Outputs
- EDPN D-Type Flip-Flop with Asynchronous Preset and Inverted and Non-Inverted Outputs
- EDR D-Type Flip-Flop with Synchronous Reset
- EDR 1
   D-Type Negative Edge Flip-Flop with Synchronous Reset
- EDRE D-Type Flip-Flop with Clock Enable and Synchronous Reset
- <u>FDRE\_1</u> D-Type Negative Edge Flip-Flop with Clock Enable and Synchronous Reset
- EDREN D-Type Flip-Flop with Clock Enable Synchronous Reset and Inverted and Non-Inverted Outputs
- EDRN D-Type Flip-Flop with Synchronous Reset and Inverted and Non-Inverted Outputs
- EDRS
   D-Type Flip-Flop with Synchronous Reset and Set, Single Pin Version
- <u>FDRS\_1</u> D-Type Negative Edge Flip-Flop with Synchronous Reset and Set
- EDRSE D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable
- FDRSE\_1 D-Type Negative Edge Flip-Flop with Synchronous Reset and Set and Clock Enable
- EDRSEN
   D-Type Flip-Flop with Synchronous Reset and Set, Clock Enable and Inverted and Non-Inverted Outputs
- EDRSN D-Type Flip-Flop with Synchronous Reset, Set and Inverted and Non-Inverted Outputs
- <u>FDS</u> D-Type Flip-Flop with Synchronous Set, Single Pin Version
- <u>FDS\_1</u> D-Type Negative Edge Flip-Flop with Synchronous Set
- EDSE D-Type Flip-Flop with Clock Enable and Synchronous Set

- <u>FDSE\_1</u> D-Type Negative Edge Flip-Flop with Clock Enable and Synchronous Set
- EDSEN D-Type Flip-Flop with Clock Enable Synchronous Set and Inverted and Non-Inverted Outputs
- EDSN D-Type Flip-Flop with Synchronous Set and Inverted and Non-Inverted Outputs
- EDSR D-Type Flip-Flop with Synchronous Set and Reset
- <u>FDSR\_1</u> D-Type Negative Edge Flip-Flop with Synchronous Set and Reset
- EDSRE D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable
- FDSRE\_1 D-Type Negative Edge Flip-Flop with Synchronous Set and Reset and Clock Enable
- EDSREN D-Type Flip-Flop with Synchronous Set, Reset, Clock Enable and Inverted and Non-Inverted Outputs
- EDSRN D-Type Flip-Flop with Synchronous Set, Reset and Inverted and Non-Inverted Outputs
- EJKC J-K Flip-Flop with Asynchronous Clear
- <u>FJKC\_1</u> J-K Negative Edge Flip-Flop with Asynchronous Clear
- EJKCE J-K Flip-Flop with Clock Enable and Asynchronous Clear
- FJKCE\_1 J-K Negative Edge Flip-Flop with Clock Enable and Asynchronous Clear
- FJKCEN J-K Flip-Flop with Clock Enable, Asynchronous Clear and Inverted and Non-Inverted Outputs
- FJKCN J-K Flip-Flop with Asynchronous Clear and Inverted and Non-Inverted
   Outputs
- <u>FJKCP</u> J-K Flip-Flop with Asynchronous Clear and Preset
- <u>FJKCP\_1</u> J-K Negative Edge Flip-Flop with Asynchronous Clear and Preset
- <u>FJKCPE</u> J-K Flip-Flop with Asynchronous Clear and Preset and Clock Enable
- <u>FJKCPE\_1</u> J-K Negative Edge Flip-Flop with Asynchronous Clear and Preset and Clock Enable
- FJKCPEN J-K Flip-Flop with Asynchronous Clear, Preset, Clock Enable and Inverted and Non-Inverted Outputs
- FJKCPN J-K Flip-Flop with Asynchronous Clear, Preset and Inverted and Non-Inverted Outputs
- <u>FJKP</u> J-K Flip-Flop with Asynchronous Preset
- <u>FJKP\_1</u> J-K Negative Edge Flip-Flop with Asynchronous Preset
  - FJKPE J-K Flip-Flop with Clock Enable and Asynchronous Preset
- <u>FJKPE 1</u> J-K Negative Edge Flip-Flop with Clock Enable and Asynchronous Preset
- FJKPEN J-K Flip-Flop with Clock Enable, Asynchronous Preset and Inverted and Non-Inverted Outputs
- FJKPN J-K Flip-Flop with Asynchronous Preset and Inverted and Non-Inverted Outputs

- FJKRSE J-K Flip-Flop with Clock Enable and Synchronous Reset and Set
- FJKRSE\_1 J-K Negative Edge Flip-Flop with Clock Enable and Synchronous Reset and Set
- FJKRSEN J-K Flip-Flop with Clock Enable, Synchronous Reset and Set and Inverted and Non-Inverted Outputs
- FJKSRE J-K Flip-Flop with Clock Enable and Synchronous Set and Reset
- FJKSRE\_1 J-K Negative Edge Flip-Flop with Clock Enable and Synchronous Set and Reset
- FJKSREN J-K Flip-Flop with Clock Enable, Synchronous Set and Reset and Inverted and Non-Inverted Outputs
- <u>FTC</u>
   Toggle Flip-Flop with Toggle Enable and Asynchronous Clear
- FTC 1
   Negative Edge Toggle Flip-Flop with Toggle Enable and Asynchronous
   Clear
- Example 2 Flip-Flop with Toggle and Clock Enable and Asynchronous Clear
- FTCE\_1
   Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and
   Asynchronous Clear
- FTCEN Toggle Flip-Flop with Toggle, Clock Enable, Asynchronous Clear and Inverted and Non-Inverted Outputs
- <u>FTCLE</u>
   Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Asynchronous Clear
- <u>FTCLE\_1</u>
   Toggle/Loadable Negative Edge Flip-Flop with Toggle and Clock Enable and Asynchronous Clear
- <u>FTCLEN</u>
   Toggle/Loadable Flip-Flop with Toggle, Clock Enable, Asynchronous Clear and Inverted and Non-Inverted Outputs
- <u>FTCN</u>
   Toggle Flip-Flop with Toggle Enable, Asynchronous Clear and Inverted and Non-Inverted Outputs
- ETCP Toggle Flip-Flop with Toggle Enable and Asynchronous Clear and Preset
- FTCP\_1 Negative Edge Toggle Flip-Flop with Toggle Enable and Asynchronous
   Clear and Preset
- ETCPE Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset
- FTCPE\_1 Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset
- <u>FTCPEN</u>
   Toggle Flip-Flop with Toggle, Clock Enable, Asynchronous Clear and Preset and Inverted and Non-Inverted Outputs
- <u>FTCPLE</u>
   Loadable Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset
- <u>FTCPLE\_1</u>
   Loadable Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset

- <u>FTCPLEN</u>
   Loadable Toggle Flip-Flop with Toggle, Clock Enable, Asynchronous Clear and Preset and Inverted and Non-Inverted Outputs
- FTCPN Toggle Flip-Flop with Toggle Enable, Asynchronous Clear, Preset and Inverted and Non-Inverted Outputs
- ETP Toggle Flip-Flop with Toggle Enable and Asynchronous Preset
- FTP\_1
   Negative Edge Toggle Flip-Flop with Toggle Enable and Asynchronous
   Preset
- ETPE Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Preset
- FTPE\_1 Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Preset
- FTPEN Toggle Flip-Flop with Toggle, Clock Enable, Asynchronous Preset and Inverted and Non-Inverted Outputs
- FTPLE Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Asynchronous Preset
- <u>FTPLE 1</u>
   Toggle/Loadable Negative Edge Flip-Flop with Toggle and Clock Enable and Asynchronous Preset
- FTPLEN Toggle/Loadable Flip-Flop with Toggle, Clock Enable, Asynchronous Preset and Inverted and Non-Inverted Outputs
- FTPN Toggle Flip-Flop with Toggle Enable, Asynchronous Preset and Inverted and Non-Inverted Outputs
- FTRSE Toggle Flip-Flop with Toggle and Clock Enable and Synchronous Reset and Set
- FTRSE\_1 Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Synchronous Reset and Set
- FTRSEN Toggle Flip-Flop with Toggle, Clock Enable, Synchronous Reset and Set and Inverted and Non-Inverted Outputs
- FTRSLE Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Synchronous
   Reset and Set
- <u>FTRSLE\_1</u> Toggle/Loadable Negative Edge Flip-Flop with Toggle and Clock Enable and Synchronous Reset and Set
- FTRSLEN Toggle/Loadable Flip-Flop with Toggle, Clock Enable, Synchronous Reset and Set and Inverted and Non-Inverted Outputs
- FTSRE Toggle Flip-Flop with Toggle and Clock Enable and Synchronous Set and Reset
- FTSRE\_1 Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Synchronous Set and Reset
- FTSREN Toggle Flip-Flop with Toggle, Clock Enable, Synchronous Set and Reset
   and Inverted and Non-Inverted Outputs
- FTSRLE Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Synchronous Set and Reset

- FTSRLE\_1
   Toggle/Loadable Negative Edge Flip-Flop with Toggle and Clock Enable and Synchronous Set and Reset
- FTSRLEN Toggle/Loadable Flip-Flop with Toggle, Clock Enable, Synchronous Set and Reset and Inverted and Non-Inverted Outputs

# JTAG

<u>NEXUS JTAG PORT</u> Soft Nexus-Chain Connector

# Latch

Various latches are available as follows:

- LD Transparent Data Latch
- LD2B 2-Bit Transparent Data Latch, Bus Version
- LD2CEB 2-Bit Transparent Data Latch with Asynchronous Clear and Gate Enable, Bus Version
- LD2CES 2-Bit Transparent Data Latch with Asynchronous Clear and Gate Enable, Single Pin Version
- LD2S 2-Bit Transparent Data Latch, Single Pin Version
- LD3B 3-Bit Transparent Data Latch, Bus Version
- LD3S 3-Bit Transparent Data Latch, Single Pin Version
- LD4B
   4-Bit Transparent Data Latch, Bus Version
- LD4CEB
   4-Bit Transparent Data Latch with Asynchronous Clear and Gate Enable, Bus Version
- LD4CES 4-Bit Transparent Data Latch with Asynchronous Clear and Gate Enable, Single Pin Version
- LD4S 4-Bit Transparent Data Latch, Single Pin Version
- LD8B 8-Bit Transparent Data Latch, Bus Version
- LD8CEB 8-Bit Transparent Data Latch with Asynchronous Clear and Gate Enable, Bus Version
- LD8CES
   8-Bit Transparent Data Latch with Asynchronous Clear and Gate Enable, Single Pin Version
- LD8S 8-Bit Transparent Data Latch, Single Pin Version
- LD16B
   16-Bit Transparent Data Latch, Bus Version
- LD16CEB 16-Bit Transparent Data Latch with Asynchronous Clear and Gate Enable, Bus Version
- LD16CES 16-Bit Transparent Data Latch with Asynchronous Clear and Gate Enable, Single Pin Version
- LD16S 16-Bit Transparent Data Latch, Single Pin Version
- LD32B 32-Bit Transparent Data Latch, Bus Version
- LD32CEB 32-Bit Transparent Data Latch with Asynchronous Clear and Gate Enable, Bus Version
- LD 1 Transparent Data Latch with Inverted Gate
- LDC Transparent Data Latch with Asynchronous Clear
- LDC 1
   Transparent Data Latch with Asynchronous Clear and Inverted Gate
- LDCE Transparent Data Latch with Asynchronous Clear and Gate Enable

- LDCE\_1 Transparent Data Latch with Asynchronous Clear, Gate Enable, and Inverted Gate
- LDCP Transparent Data Latch with Asynchronous Clear and Preset
- LDCP\_1 Transparent Data Latch with Asynchronous Clear and Preset and Inverted Gate
- LDCPE Transparent Data Latch with Asynchronous Clear and Preset and Gate Enable
- LDCPE\_1 Transparent Data Latch with Asynchronous Clear and Preset, Gate Enable, and Inverted Gate
- LDE Transparent Data Latch with Gate Enable
- LDE\_1 Transparent Data Latch with Gate Enable and Inverted Gate
- LDP Transparent Data Latch with Asynchronous Preset
- LDP\_1 Transparent Data Latch with Asynchronous Preset and Inverted Gate
- LDPE Transparent Data Latch with Asynchronous Preset and Gate Enable
- LDPE\_1 Transparent Data Latch with Asynchronous Preset, Gate Enable, and Inverted Gate

# **Logic Primitive**

Basic building block logic primitives are available under the following sub classes:

- AND Gates
- Inverters
- NAND Gates
- NOR Gates
- OR Gates
- Sum of Product
- <u>True/Complement</u>
- XNOR Gates
- XOR Gates

# **AND Gates**

Various inputs and dual output AND Gates are available as follows:

- <u>AND2B</u> 2-Input AND Gate, Bus Version
- AND2DB 2-Input AND/NAND Gate, Bus Version
- AND2DS 2-Input AND/NAND Gate, Single Pin Version
- AND2N1B 2-Input AND Gate with Active Low A Input, Bus Version
- AND2N1S 2-Input AND Gate with Active Low A Input, Single Pin Version
- AND2N2B 2-Input AND Gate with Active Low A and B Inputs, Bus Version
- AND2N2S 2-Input AND Gate with Active Low A and B Inputs, Single Pin Version
- AND2S 2-Input AND Gate, Single Pin Version
- AND3B 3-Input AND Gate, Bus Version
- AND3DB 3-Input AND/NAND Gate, Bus Version
- AND3DS 3-Input AND/NAND Gate, Single Pin Version
- AND3N1B 3-Input AND Gate with Active Low A Input, Bus Version
- AND3N1S 3-Input AND Gate with Active Low A Input, Single Pin Version
- AND3N2B 3-Input AND Gate with Active Low A and B Inputs, Bus Version
- AND3N2S 3-Input AND Gate with Active Low A and B Inputs, Single Pin Version
- AND3N3B 3-Input AND Gate with Active Low A, B and C Inputs, Bus Version
- AND3N3S 3-Input AND Gate with Active Low A, B and C Inputs, Single Pin Version
- <u>AND3S</u> 3-Input AND Gate, Single Pin Version
- AND4B
   4-Input AND Gate, Bus Version

- AND4DB 4-Input AND/NAND Gate, Bus Version
- AND4DS 4-Input AND/NAND Gate, Single Pin Version
- AND4N1B 4-Input AND Gate with Active Low A Input, Bus Version
- AND4N1S
   4-Input AND Gate with Active Low A Input, Single Pin Version
- <u>AND4N2B</u> 4-Input AND Gate with Active Low A and B Inputs, Bus Version
- AND4N2S
   4-Input AND Gate with Active Low A and B Inputs, Single Pin Version
- AND4N3B
   4-Input AND Gate with Active Low A, B and C Inputs, Bus Version
- AND4N3S
   4-Input AND Gate with Active Low A, B and C Inputs, Single Pin Version
- <u>AND4N4B</u> 4-Input AND Gate with Active Low A, B, C and D Inputs, Bus Version
- AND4N4S
   4-Input AND Gate with Active Low A, B, C and D Inputs, Single Pin Version
- AND4S
   4-Input AND Gate, Single Pin Version
- AND5B 5-Input AND Gate, Bus Version
- AND5N1B 5-Input AND Gate with Active Low A Input, Bus Version
- AND5N1S 5-Input AND Gate with Active Low A Input, Single Pin Version
- AND5N2B 5-Input AND Gate with Active Low A and B Inputs, Bus Version
- AND5N2S 5-Input AND Gate with Active Low A and B Inputs, Single Pin Version
- AND5N3B 5-Input AND Gate with Active Low A, B and C Inputs, Bus Version
- AND5N3S 5-Input AND Gate with Active Low A, B and C Inputs, Single Pin Version
- <u>AND5N4B</u> 5-Input AND Gate with Active Low A, B, C and D Inputs, Bus Version
- <u>AND5N4S</u> 5-Input AND Gate with Active Low A, B, C and D Inputs, Single Pin Version
- <u>AND5N5B</u> 5-Input AND Gate with Active Low A, B, C, D and E Inputs, Bus Version
- AND5N5S 5-Input AND Gate with Active Low A, B, C, D and E Inputs, Single Pin Version
- AND5S 5-Input AND Gate, Single Pin Version
- <u>AND6B</u> 6-Input AND Gate, Bus Version
- <u>AND6S</u> 6-Input AND Gate, Single Pin Version
- AND7B
   7-Input AND Gate, Bus Version
- AND7S 7-Input AND Gate, Single Pin Version
- AND8B 8-Input AND Gate, Bus Version
- AND8S 8-Input AND Gate, Single Pin Version
- AND9B 9-Input AND Gate, Bus Version
- AND9S
   9-Input AND Gate, Single Pin Version
- AND12B 12-Input AND Gate, Bus Version
- AND12S 12-Input AND Gate, Single Pin Version
- <u>AND16B</u> 16-Input AND Gate, Bus Version
- AND16S
   16-Input AND Gate, Single Pin Version

AND32B 32-Input AND Gate, Bus Version

### Inverters

Various inverters are available as follows:

- INV Inverter . INV2B 2-Bit Inverter. Bus Version INV2S 2-Bit Inverter, Single Pin Version INV3B 3-Bit Inverter, Bus Version INV3S 3-Bit Inverter, Single Pin Version • INV4B 4-Bit Inverter, Bus Version INV4S 4-Bit Inverter, Single Pin Version • INV5B 5-Bit Inverter. Bus Version • INV5S 5-Bit Inverter, Single Pin Version • INV6B 6-Bit Inverter. Bus Version • INV6S 6-Bit Inverter, Single Pin Version • INV7B 7-Bit Inverter, Bus Version • INV7S 7-Bit Inverter, Single Pin Version • INV8B 8-Bit Inverter, Bus Version • INV8S 8-Bit Inverter, Single Pin Version • INV9B 9-Bit Inverter. Bus Version • INV9S 9-Bit Inverter, Single Pin Version • INV10B 10-Bit Inverter, Bus Version • INV10S 10-Bit Inverter, Single Pin Version • INV12B 12-Bit Inverter, Bus Version • INV12S 12-Bit Inverter, Single Pin Version • INV16B 16-Bit Inverter, Bus Version INV16S 16-Bit Inverter, Single Pin Version
- INV32B 32-Bit Inverter, Bus Version

# NAND Gates

Various input NAND Gates are available as follows:

- <u>NAND2B</u> 2-Input NAND Gate, Bus Version
- <u>NAND2N1B</u> 2-Input NAND Gate with Active Low A Input, Bus Version
- <u>NAND2N1S</u> 2-Input NAND Gate with Active Low A Input, Single Pin Version

- <u>NAND2N2B</u> 2-Input NAND Gate with Active Low A and B Inputs, Bus Version
- <u>NAND2N2S</u> 2-Input NAND Gate with Active Low A and B Inputs, Single Pin Version
- <u>NAND2S</u> 2-Input NAND Gate, Single Pin Version
- <u>NAND3B</u> 3-Input NAND Gate, Bus Version
- <u>NAND3N1B</u> 3-Input NAND Gate with Active Low A Input, Bus Version
- <u>NAND3N1S</u> 3-Input NAND Gate with Active Low A Input, Single Pin Version
- <u>NAND3N2B</u> 3-Input NAND Gate with Active Low A and B Inputs, Bus Version
- NAND3N2S 3-Input NAND Gate with Active Low A and B Inputs, Single Pin Version
- <u>NAND3N3B</u> 3-Input NAND Gate with Active Low A, B and C Inputs, Bus Version
- <u>NAND3N3S</u> 3-Input NAND Gate with Active Low A, B and C Inputs, Single Pin Version
- <u>NAND3S</u> 3-Input NAND Gate, Single Pin Version
- <u>NAND4B</u> 4-Input NAND Gate, Bus Version
- <u>NAND4N1B</u> 4-Input NAND Gate with Active Low A Input, Bus Version
- <u>NAND4N1S</u>
   4-Input NAND Gate with Active Low A Input, Single Pin Version
- <u>NAND4N2B</u>
   4-Input NAND Gate with Active Low A and B Inputs, Bus Version
- <u>NAND4N2S</u>
   4-Input NAND Gate with Active Low A and B Inputs, Single Pin Version
- <u>NAND4N3B</u> 4-Input NAND Gate with Active Low A, B and C Inputs, Bus Version
- NAND4N3S 4-Input NAND Gate with Active Low A, B and C Inputs, Single Pin Version
- NAND4N4B 4-Input NAND Gate with Active Low A, B, C and D Inputs, Bus Version
  - <u>NAND4N4S</u> 4-Input NAND Gate with Active Low A, B, C and D Inputs, Single Pin Version
- <u>NAND4S</u>
   4-Input NAND Gate, Single Pin Version
- <u>NAND5B</u> 5-Input NAND Gate, Bus Version
- <u>NAND5N1B</u> 5-Input NAND Gate with Active Low A Input, Bus Version
- <u>NAND5N1S</u> 5-Input NAND Gate with Active Low A Input, Single Pin Version
- <u>NAND5N2B</u> 5-Input NAND Gate with Active Low A and B Inputs, Bus Version
- <u>NAND5N2S</u> 5-Input NAND Gate with Active Low A and B Inputs, Single Pin Version
- <u>NAND5N3B</u> 5-Input NAND Gate with Active Low A, B and C Inputs, Bus Version
- <u>NAND5N3S</u> 5-Input NAND Gate with Active Low A, B and C Inputs, Single Pin Version
- <u>NAND5N4B</u> 5-Input NAND Gate with Active Low A, B, C and D Inputs, Bus Version
- <u>NAND5N4S</u> 5-Input NAND Gate with Active Low A, B, C and D Inputs, Single Pin Version
- <u>NAND5N5B</u> 5-Input NAND Gate with Active Low A, B, C, D and E Inputs, Bus Version
- <u>NAND5N5S</u> 5-Input NAND Gate with Active Low A, B, C, D and E Inputs, Single Pin Version
- <u>NAND5S</u> 5-Input NAND Gate, Single Pin Version
- <u>NAND6B</u> 6-Input NAND Gate, Bus Version

- <u>NAND6S</u>
   6-Input NAND Gate, Single Pin Version
- <u>NAND7B</u> 7-Input NAND Gate, Bus Version
- <u>NAND7S</u>
   7-Input NAND Gate, Single Pin Version
- NAND8B
   8-Input NAND Gate, Bus Version
- <u>NAND8S</u>
   8-Input NAND Gate, Single Pin Version
- NAND9B
   9-Input NAND Gate, Bus Version
- <u>NAND9S</u>
   9-Input NAND Gate, Single Pin Version
- <u>NAND12B</u> 12-Input NAND Gate, Bus Version
- <u>NAND12S</u>
   12-Input NAND Gate, Single Pin Version
- <u>NAND16B</u>
   16-Input NAND Gate, Bus Version
- NAND16S
   16-Input NAND Gate, Single Pin Version
- NAND32B 32-Input NAND Gate, Bus Version

# **NOR Gates**

Various input NOR Gates are available as follows:

- NOR2B 2-Input NOR Gate, Bus Version
- NOR2N1B 2-Input NOR Gate with Active Low A Input, Bus Version
- NOR2N1S 2-Input NOR Gate with Active Low A Input, Single Pin Version
- NOR2N2B 2-Input NOR Gate with Active Low A and B Inputs, Bus Version
- NOR2N2S 2-Input NOR Gate with Active Low A and B Inputs, Single Pin Version
- <u>NOR2S</u> 2-Input NOR Gate, Single Pin Version
- NOR3B 3-Input NOR Gate, Bus Version
- <u>NOR3N1B</u> 3-Input NOR Gate with Active Low A Input, Bus Version
- NOR3N1S 3-Input NOR Gate with Active Low A Input, Single Pin Version
- NOR3N2B 3-Input NOR Gate with Active Low A and B Inputs, Bus Version
- NOR3N2S 3-Input NOR Gate with Active Low A and B Inputs, Single Pin Version
- <u>NOR3N3B</u> 3-Input NOR Gate with Active Low A, B and C Inputs, Bus Version
- NOR3N3S 3-Input NOR Gate with Active Low A, B and C Inputs, Single Pin Version
- <u>NOR3S</u> 3-Input NOR Gate, Single Pin Version
- <u>NOR4B</u>
   4-Input NOR Gate, Bus Version
- NOR4N1B
   4-Input NOR Gate with Active Low A Input, Bus Version
- NOR4N1S
   4-Input NOR Gate with Active Low A Input, Single Pin Version
- NOR4N2B
   4-Input NOR Gate with Active Low A and B Inputs, Bus Version
- NOR4N2S
   4-Input NOR Gate with Active Low A and B Inputs, Single Pin Version
- <u>NOR4N3B</u> 4-Input NOR Gate with Active Low A, B and C Inputs, Bus Version

- NOR4N3S
   4-Input NOR Gate with Active Low A, B and C Inputs, Single Pin Version
- <u>NOR4N4B</u>
   4-Input NOR Gate with Active Low A, B, C and D Inputs, Bus Version
- <u>NOR4N4S</u> 4-Input NOR Gate with Active Low A, B, C and D Inputs, Single Pin Version
- <u>NOR4S</u>
   4-Input NOR Gate, Single Pin Version
- <u>NOR5B</u> 5-Input NOR Gate, Bus Version
- <u>NOR5N1B</u> 5-Input NOR Gate with Active Low A Input, Bus Version
- <u>NOR5N1S</u> 5-Input NOR Gate with Active Low A Input, Single Pin Version
- NOR5N2B
   5-Input NOR Gate with Active Low A and B Inputs, Bus Version
- <u>NOR5N2S</u> 5-Input NOR Gate with Active Low A and B Inputs, Single Pin Version
- <u>NOR5N3B</u> 5-Input NOR Gate with Active Low A, B and C Inputs, Bus Version
- NOR5N3S 5-Input NOR Gate with Active Low A, B and C Inputs, Single Pin Version
- <u>NOR5N4B</u> 5-Input NOR Gate with Active Low A, B, C and D Inputs, Bus Version
- <u>NOR5N4S</u> 5-Input NOR Gate with Active Low A, B, C and D Inputs, Single Pin Version
- <u>NOR5N5B</u> 5-Input NOR Gate with Active Low A, B, C, D and E Inputs, Bus Version
- <u>NOR5N5S</u> 5-Input NOR Gate with Active Low A, B, C, D and E Inputs, Single Pin Version
- <u>NOR5S</u> 5-Input NOR Gate, Single Pin Version
- <u>NOR6B</u> 6-Input NOR Gate, Bus Version
- <u>NOR6S</u>
   6-Input NOR Gate, Single Pin Version
- <u>NOR7B</u>
   7-Input NOR Gate, Bus Version
- <u>NOR7S</u>
   7-Input NOR Gate, Single Pin Version
- NOR8B
   8-Input NOR Gate, Bus Version
- <u>NOR8S</u>
   8-Input NOR Gate, Single Pin Version
- NOR9B
   9-Input NOR Gate, Bus Version
- <u>NOR9S</u> 9-Input NOR Gate, Single Pin Version
- <u>NOR12B</u> 12-Input NOR Gate, Bus Version
- <u>NOR12S</u>
   12-Input NOR Gate, Single Pin Version
- <u>NOR16B</u>
   16-Input NOR Gate, Bus Version
- <u>NOR16S</u>
   12-Input NOR Gate, Single Pin Version
- <u>NOR32B</u> 32-Input NOR Gate, Bus Version

# **OR Gates**

Various input OR Gates are available as follows:

- OR2B 2-Input OR Gate, Bus Version
- OR2DB 2-Input OR/NOR Gate, Bus Version

- OR2DS 2-Input OR/NOR Gate, Single Pin Version
- OR2N1B 2-Input OR Gate with Active Low A Input, Bus Version
- OR2N1S 2-Input OR Gate with Active Low A Input, Single Pin Version
- OR2N2B 2-Input OR Gate with Active Low A and B Inputs, Bus Version
- OR2N2S 2-Input OR Gate with Active Low A and B Inputs, Single Pin Version
- OR2S 2-Input OR Gate, Single Pin Version
- OR3B 3-Input OR Gate, Bus Version
- OR3DB 3-Input OR/NOR Gate, Bus Version
- OR3DS 3-Input OR/NOR Gate, Single Pin Version
- OR3N1B 3-Input OR Gate with Active Low A Input, Bus Version
- <u>OR3N1S</u> 3-Input OR Gate with Active Low A Input, Single Pin Version
- <u>OR3N2B</u> 3-Input OR Gate with Active Low A and B Inputs, Bus Version
- OR3N2S 3-Input OR Gate with Active Low A and B Inputs, Single Pin Version
- OR3N3B 3-Input OR Gate with Active Low A, B and C Inputs, Bus Version
- OR3N3S 3-Input OR Gate with Active Low A, B and C Inputs, Single Pin Version
- OR3S 3-Input OR Gate, Single Pin Version
- OR4B
   4-Input OR Gate, Bus Version
- OR4DB
   4-Input OR/NOR Gate, Bus Version
- OR4DS
   4-Input OR/NOR Gate, Single Pin Version
- OR4N1B
   4-Input OR Gate with Active Low A Input, Bus Version
- OR4N1S
   4-Input OR Gate with Active Low A Input, Single Pin Version
- OR4N2B
   4-Input OR Gate with Active Low A and B Inputs, Bus Version
- OR4N2S
   4-Input OR Gate with Active Low A and B Inputs, Single Pin Version
- OR4N3B
   4-Input OR Gate with Active Low A, B and C Inputs, Bus Version
- <u>OR4N3S</u> 4-Input OR Gate with Active Low A, B and C Inputs, Single Pin Version
- OR4N4B
   4-Input OR Gate with Active Low A, B, C and D Inputs, Bus Version
- OR4N4S
   4-Input OR Gate with Active Low A, B, C and D Inputs, Single Pin Version
- OR4S
   4-Input OR Gate, Single Pin Version
- OR5B 5-Input OR Gate, Bus Version
- OR5N1B 5-Input OR Gate with Active Low A Input, Bus Version
- OR5N1S 5-Input OR Gate with Active Low A Input, Single Pin Version
- <u>OR5N2B</u> 5-Input OR Gate with Active Low A and B Inputs, Bus Version
- <u>OR5N2S</u> 5-Input OR Gate with Active Low A and B Inputs, Single Pin Version
- <u>OR5N3B</u> 5-Input OR Gate with Active Low A, B and C Inputs, Bus Version
- <u>OR5N3S</u> 5-Input OR Gate with Active Low A, B and C Inputs, Single Pin Version
- <u>OR5N4B</u> 5-Input OR Gate with Active Low A, B, C and D Inputs, Bus Version

- OR5N4S
   5-Input OR Gate with Active Low A, B, C and D Inputs, Single Pin Version
- <u>OR5N5B</u> 5-Input OR Gate with Active Low A, B, C, D and E Inputs, Bus Version
- OR5N5S
   5-Input OR Gate with Active Low A, B, C, D and E Inputs, Single Pin Version
- OR5S 5-Input OR Gate, Single Pin Version
- OR6B
   6-Input OR Gate, Bus Version
- OR6S
   6-Input OR Gate, Single Pin Version
- OR7B 7-Input OR Gate, Bus Version
- OR7S 7-Input OR Gate, Single Pin Version
- OR8B 8-Input OR Gate, Bus Version
- OR8S 8-Input OR Gate, Single Pin Version
- OR9B 9-Input OR Gate, Bus Version
- OR9S
   9-Input OR Gate, Single Pin Version
- OR12B 12-Input OR Gate, Bus Version
- OR12S 12-Input OR Gate, Single Pin Version
- OR16B
   16-Input OR Gate, Bus Version
- OR16S
   16-Input OR Gate, Single Pin Version
- OR32B 32-Input OR Gate, Bus Version

# **Sum of Product**

Sum of product components are available as follows:

Sum of Product, two 2-inputs AND-OR-INVERT Gates Combination, Bus SOP2 2B Version SOP2 2S Sum of Product, two 2-inputs AND-OR-INVERT Gates Combination, Single Pin Version Sum of Product, two 3-inputs AND-OR-INVERT Gates Combination, Bus SOP2 3B Version SOP2 3S Sum of Product, two 3-inputs AND-OR-INVERT Gates Combination, Single Pin Version SOP2 4B Sum of Product, two 4-Inputs AND-OR-INVERT Gates Combination, Bus Version Sum of Product, two 4-Inputs AND-OR-INVERT Gates Combination, Single SOP2 4S Pin Version SOP4 2B Sum of Product, four 2-inputs AND-OR-INVERT Gates Combination, Bus Version Sum of Product, four 2-inputs AND-OR-INVERT Gates Combination, Single SOP4 2S Pin Version

# **True/Complement**

True/Complement

<u>TCZO</u>
 True/Complement, Zero/One Element

# **XNOR Gates**

Various input XNOR Gates are available as follows:

- <u>XNOR2B</u> 2-Input Exclusive-NOR Gate, Bus Version
- <u>XNOR2N1B</u> 2-Input Exclusive-NOR Gate with Active Low A Input, Bus Version
- <u>XNOR2N1S</u> 2-Input Exclusive-NOR Gate with Active Low A Input, Single Pin Version
- <u>XNOR2N2B</u> 2-Input Exclusive-NOR Gate with Active Low A and B Inputs, Bus Version
- XNOR2N2S 2-Input Exclusive-NOR Gate with Active Low A and B Inputs, Single Pin Version
- <u>XNOR2S</u> 2-Input Exclusive-NOR Gate, Single Pin Version
- <u>XNOR3B</u> 3-Input Exclusive-NOR Gate, Bus Version
- <u>XNOR3N1B</u> 3-Input Exclusive-NOR Gate with Active Low A Input, Bus Version
- <u>XNOR3N1S</u> 3-Input Exclusive-NOR Gate with Active Low A Input, Single Pin Version
- <u>XNOR3N2B</u> 3-Input Exclusive-NOR Gate with Active Low A and B Inputs, Bus Version
- <u>XNOR3N2S</u> 3-Input Exclusive-NOR Gate with Active Low A and B Inputs, Single Pin Version
- <u>XNOR3N3B</u> 3-Input Exclusive-NOR Gate with Active Low A, B and C Inputs, Bus Version
- XNOR3N3S 3-Input Exclusive-NOR Gate with Active Low A, B and C Inputs, Single Pin Version
- <u>XNOR3S</u> 3-Input Exclusive-NOR Gate, Single Pin Version
- <u>XNOR4B</u>
   4-Input Exclusive-NOR Gate, Bus Version
- <u>XNOR4N1B</u> 4-Input Exclusive-NOR Gate with Active Low A Input, Bus Version
- <u>XNOR4N1S</u> 4-Input Exclusive-NOR Gate with Active Low A Input, Single Pin Version
- <u>XNOR4N2B</u> 4-Input Exclusive-NOR Gate with Active Low A and B Inputs, Bus Version
- <u>XNOR4N2S</u>
   4-Input Exclusive-NOR Gate with Active Low A and B Inputs, Single Pin Version
- <u>XNOR4N3B</u>
   4-Input Exclusive-NOR Gate with Active Low A, B and C Inputs, Bus Version
- <u>XNOR4N3S</u>
   4-Input Exclusive-NOR Gate with Active Low A, B and C Inputs, Single Pin Version

- <u>XNOR4N4B</u>
   4-Input Exclusive-NOR Gate with Active Low A, B, C and D Inputs, Bus Version
- <u>XNOR4N4S</u>
   4-Input Exclusive-NOR Gate with Active Low A, B, C and D Inputs, Single Pin Version
- <u>XNOR4S</u> 4-Input Exclusive-NOR Gate, Single Pin Version
- <u>XNOR5B</u> 5-Input Exclusive-NOR Gate, Bus Version
- <u>XNOR5N1B</u> 5-Input Exclusive-NOR Gate with Active Low A Input, Bus Version
- <u>XNOR5N1S</u> 5-Input Exclusive-NOR Gate with Active Low A Input, Single Pin Version
- <u>XNOR5N2B</u> 5-Input Exclusive-NOR Gate with Active Low A and B Inputs, Bus Version
- <u>XNOR5N2S</u> 5-Input Exclusive-NOR Gate with Active Low A and B Inputs, Single Pin Version
- <u>XNOR5N3B</u> 5-Input Exclusive-NOR Gate with Active Low A, B and C Inputs, Bus Version
- <u>XNOR5N3S</u> 5-Input Exclusive-NOR Gate with Active Low A, B and C Inputs, Single Pin Version
- <u>XNOR5N4B</u> 5-Input Exclusive-NOR Gate with Active Low A, B, C and D Inputs, Bus Version
- <u>XNOR5N4S</u> 5-Input Exclusive-NOR Gate with Active Low A, B, C and D Inputs, Single Pin Version
- <u>XNOR5N5B</u> 5-Input Exclusive-NOR Gate with Active Low A, B, C, D and E Inputs, Bus Version
- <u>XNOR5N5S</u> 5-Input Exclusive-NOR Gate with Active Low A, B, C, D and E Inputs, Single Pin Version
- <u>XNOR5S</u> 5-Input Exclusive-NOR Gate, Single Pin Version
- <u>XNOR6B</u> 6-Input Exclusive-NOR Gate, Bus Version
- <u>XNOR6S</u> 6-Input Exclusive-NOR Gate, Single Pin Version
- <u>XNOR7B</u> 7-Input Exclusive-NOR Gate, Bus Version
- <u>XNOR7S</u> 7-Input Exclusive-NOR Gate, Single Pin Version
- <u>XNOR8B</u> 8-Input Exclusive-NOR Gate, Bus Version
- <u>XNOR8S</u> 8-Input Exclusive-NOR Gate, Single Pin Version
- <u>XNOR9B</u> 9-Input Exclusive-NOR Gate, Bus Version
- <u>XNOR9S</u> 9-Input Exclusive-NOR Gate, Single Pin Version
- <u>XNOR12B</u> 12-Input Exclusive-NOR Gate, Bus Version
- <u>XNOR12S</u>
   12-Input Exclusive-NOR Gate, Single Pin Version
- <u>XNOR16B</u>
   16-Input Exclusive-NOR Gate, Bus Version
- <u>XNOR16S</u> 16-Input Exclusive-NOR Gate, Single Pin Version
- <u>XNOR32B</u> 32-Input Exclusive-NOR Gate, Bus Version

# **XOR Gates**

Various input XOR Gates are available as follows:

- <u>XOR2B</u> 2-Input Exclusive-OR Gate, Bus Version
- <u>XOR2N1B</u> 2-Input Exclusive-OR Gate with Active Low A Input, Bus Version
- <u>XOR2N1S</u> 2-Input Exclusive-OR Gate with Active Low A Input, Single Pin Version
- <u>XOR2N2B</u> 2-Input Exclusive-OR Gate with Active Low A and B Inputs, Bus Version
- <u>XOR2N2S</u> 2-Input Exclusive-OR Gate with Active Low A and B Inputs, Single Pin Version
- <u>XOR2S</u> 2-Input Exclusive-OR Gate, Single Pin Version
- <u>XOR3B</u> 3-Input Exclusive-OR Gate, Bus Version
- <u>XOR3N1B</u> 3-Input Exclusive-OR Gate with Active Low A Input, Bus Version
- <u>XOR3N1S</u> 3-Input Exclusive-OR Gate with Active Low A Input, Single Pin Version
- <u>XOR3N2B</u> 3-Input Exclusive-OR Gate with Active Low A and B Inputs, Bus Version
- <u>XOR3N2S</u> 3-Input Exclusive-OR Gate with Active Low A and B Inputs, Single Pin Version
- <u>XOR3N3B</u> 3-Input Exclusive-OR Gate with Active Low A, B and C Inputs, Bus Version
- <u>XOR3N3S</u> 3-Input Exclusive-OR Gate with Active Low A, B and C Inputs, Single Pin Version
- XOR3S 3-Input Exclusive-OR Gate, Single Pin Version
- <u>XOR4B</u>
   4-Input Exclusive-OR Gate, Bus Version
- <u>XOR4N1B</u>
   4-Input Exclusive-OR Gate with Active Low A Input, Bus Version
- <u>XOR4N1S</u>
   4-Input Exclusive-OR Gate with Active Low A Input, Single Pin Version
- <u>XOR4N2B</u> 4-Input Exclusive-OR Gate with Active Low A and B Inputs, Bus Version
- <u>XOR4N2S</u>
   4-Input Exclusive-OR Gate with Active Low A and B Inputs, Single Pin Version
- <u>XOR4N3B</u> 4-Input Exclusive-OR Gate with Active Low A, B and C Inputs, Bus Version
- <u>XOR4N3S</u>
   4-Input Exclusive-OR Gate with Active Low A, B and C Inputs, Single Pin Version
- <u>XOR4N4B</u>
   4-Input Exclusive-OR Gate with Active Low A, B, C and D Inputs, Bus Version
- <u>XOR4N4S</u>
   4-Input Exclusive-OR Gate with Active Low A, B, C and D Inputs, Single Pin Version
- <u>XOR4S</u> 4-Input Exclusive-OR Gate, Single Pin Version
- <u>XOR5B</u> 5-Input Exclusive-OR Gate, Bus Version
- <u>XOR5N1B</u> 5-Input Exclusive-OR Gate with Active Low A Input, Bus Version
- <u>XOR5N1S</u> 5-Input Exclusive-OR Gate with Active Low A Input, Single Pin Version
- <u>XOR5N2B</u> 5-Input Exclusive-OR Gate with Active Low A and B Inputs, Bus Version

- <u>XOR5N2S</u> 5-Input Exclusive-OR Gate with Active Low A and B Inputs, Single Pin Version
- <u>XOR5N3B</u> 5-Input Exclusive-OR Gate with Active Low A, B and C Inputs, Bus Version
- <u>XOR5N3S</u>
   5-Input Exclusive-OR Gate with Active Low A, B and C Inputs, Single Pin Version
- <u>XOR5N4B</u> 5-Input Exclusive-OR Gate with Active Low A, B, C and D Inputs, Bus Version
- <u>XOR5N4S</u>
   5-Input Exclusive-OR Gate with Active Low A, B, C and D Inputs, Single Pin Version
- <u>XOR5N5B</u> 5-Input Exclusive-OR Gate with Active Low A, B, C, D and E Inputs, Bus Version
- <u>XOR5N5S</u> 5-Input Exclusive-OR Gate with Active Low A, B, C, D and E Inputs, Single Pin Version
- <u>XOR5S</u> 5-Input Exclusive-OR Gate, Single Pin Version
- <u>XOR6B</u> 6-Input Exclusive-OR Gate, Bus Version
- <u>XOR6S</u> 6-Input Exclusive-OR Gate, Single Pin Version
- <u>XOR7B</u>
   7-Input Exclusive-OR Gate, Bus Version
- <u>XOR7S</u>
   7-Input Exclusive-OR Gate, Single Pin Version
- <u>XOR8B</u> 8-Input Exclusive-OR Gate, Bus Version
- <u>XOR8S</u> 8-Input Exclusive-OR Gate, Single Pin Version
- <u>XOR9B</u> 9-Input Exclusive-OR Gate, Bus Version
- <u>XOR9S</u> 9-Input Exclusive-OR Gate, Single Pin Version
- <u>XOR12B</u> 12-Input Exclusive-OR Gate, Bus Version
- <u>XOR12S</u> 12-Input Exclusive-OR Gate, Single Pin Version
- <u>XOR16B</u>
   16-Input Exclusive-OR Gate, Bus Version
- <u>XOR16S</u>
   16-Input Exclusive-OR Gate, Single Pin Version
- <u>XOR32B</u> 32-Input Exclusive-OR Gate, Bus Version

# Memory

Various memory components are available as follows:

- RAMD Dual Port Random Access Memory
- RAMDB Dual Port Random Access Memory, Byte Write Enable
- <u>RAMDE</u> Dual Port Random Access Memory With Enable
- <u>RAMDEB</u> Dual Port Random Access Memory With Enable, Byte Write Enable
- <u>RAMDR</u> Dual Port Random Access Memory with Reset
- RAMDRB Dual Port Random Access Memory with Reset, Byte Write Enable
- RAMDRE Dual Port Random Access Memory With Enable and Reset
- <u>RAMDREB</u> Dual Port Random Access Memory With Enable and Reset, Byte Write Enable
- <u>RAMS</u> Single Port Random Access Memory
- <u>RAMSB</u> Single Port Random Access Memory, Byte Write Enable
- <u>RAMSE</u> Single Port Random Access Memory With Enable
- <u>RAMSEB</u> Single Port Random Access Memory With Enable, Byte Write Enable
- <u>RAMSR</u> Single Port Random Access Memory with Reset
- <u>RAMSRB</u> Single Port Random Access Memory with Reset, Byte Write Enable
- RAMSRE Single Port Random Access Memory With Enable and Reset
- RAMSREB Single Port Random Access Memory With Enable and Reset, Byte Write Enable
- ROMD Dual Port Read Only Memory
- ROMDE Dual Port Read Only Memory With Enable
- ROMDR Dual Port Read Only Memory with Reset
- ROMDRE Dual Port Read Only Memory With Enable and Reset
- ROMS Single Port Read Only Memory
- ROMSE Single Port Read Only Memory With Enable
- ROMSR Single Port Read Only Memory with Reset
- ROMSRE Single Port Read Only Memory With Enable and Reset

# **Multiplexer**

Various Multiplexers and De-Multiplexers are available as follows:

•	<u>M1_B2S1</u>	1x2-Bit Bus to 1x1-Single Wire Multiplexer
•	<u>M1_B2S1E</u>	1x2-Bit Bus to 1x1-Single Wire Multiplexer With Enable
•	<u>M1_B4S1</u>	1x4-Bit Bus to 1x1-Single Wire Multiplexer
•	<u>M1_B4S1_SB</u>	1x4-Bit Bus to 1x1-Single Wire Multiplexer With Bus Version Select
•	<u>M1_B4S1E</u>	1x4-Bit Bus to 1x1-Single Wire Multiplexer With Enable
•	<u>M1_B4S1E_SB</u>	1x4-Bit Bus to 1x1-Single Wire Multiplexer With Enable With Bus Version Select
•	<u>M1_B8S1</u>	1x8-Bit Bus to 1x1-Single Wire Multiplexer
•	<u>M1_B8S1_SB</u>	1x8-Bit Bus to 1x1-Single Wire Multiplexer With Bus Version Select
•	<u>M1_B8S1E</u>	1x8-Bit Bus to 1x1-Single Wire Multiplexer With Enable
•	<u>M1_B8S1E_SB</u>	1x8-Bit Bus to 1x1-Single Wire Multiplexer With Enable With Bus Version Select
•	<u>M1_B16S1</u>	1x16-Bit Bus to 1x1-Single Wire Multiplexer
•	<u>M1_B16S1_SB</u>	1x16-Bit Bus to 1x1-Single Wire Multiplexer With Bus Version Select
•	<u>M1_B16S1E</u>	1x16-Bit Bus to 1x1-Single Wire Multiplexer With Enable
•	<u>M1_B16S1E_SB</u>	1x16-Bit Bus to 1x1-Single Wire Multiplexer With Enable and Bus Version Select
•	<u>M1_S1B2</u>	1x1-Single Wire to 1x2-Bit Bus Multiplexer (Demultiplex)
•	<u>M1_S1B2E</u>	1x1-Single Wire to 1x2-Bit Bus Multiplexer (Demultiplex) With Enable
•	<u>M1_S1B4</u>	1x1-Single Wire to 1x4-Bit Bus Multiplexer (Demultiplex)
•	<u>M1_S1B4_SB</u>	1x1-Single Wire to 1x4-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
•	<u>M1_S1B4E</u>	1x1-Single Wire to 1x4-Bit Bus Multiplexer (Demultiplex) With Enable
•	<u>M1_S1B4E_SB</u>	1x1-Single Wire to 1x4-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
•	<u>M1_S1B8</u>	1x1-Single Wire to 1x8-Bit Bus Multiplexer (Demultiplex)
•	<u>M1_S1B8_SB</u>	1x1-Single Wire to 1x8-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
•	<u>M1_S1B8E</u>	1x1-Single Wire to 1x8-Bit Bus Multiplexer (Demultiplex) With Enable
•	<u>M1_S1B8E_SB</u>	1x1-Single Wire to 1x8-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
•	<u>M1_S1B16</u>	1x1-Single Wire to 1x16-Bit Bus Multiplexer (Demultiplex)
•	<u>M1 S1B16 SB</u>	1x1-Single Wire to 1x16-Bit Bus Multiplexer (Demultiplex) With Bus Version

Select

- <u>M1\_S1B16E</u> 1x1-Single Wire to 1x16-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M1\_S1B16E\_SB</u> 1x1-Single Wire to 1x16-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- <u>M1\_S1S2</u> 1x1-Single Wire to 2x1-Single Wire Multiplexer (Demultiplex)
- <u>M1\_S1S2E</u> 1x1-Single Wire to 2x1-Single Wire Multiplexer (Demultiplex) With Enable
- <u>M1\_S1S4</u> 1x1-Single Wire to 4x1-Single Wire Multiplexer (Demultiplex)
- <u>M1\_S1S4\_SB</u> 1x1-Single Wire to 4x1-Single Wire Multiplexer (Demultiplex) With Bus Version Select
- <u>M1\_S1S4E</u> 1x1-Single Wire to 4x1-Single Wire Multiplexer (Demultiplex) With Enable
- <u>M1\_S1S4E\_SB</u> 1x1-Single Wire to 4x1-Single Wire Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M1\_S1S8</u> 1x1-Single Wire to 8x1-Single Wire Multiplexer (Demultiplex)
- <u>M1\_S1S8\_SB</u> 1x1-Single Wire to 8x1-Single Wire Multiplexer (Demultiplex) With Bus Version Select
- <u>M1\_S1S8E</u> 1x1-Single Wire to 8x1-Single Wire Multiplexer (Demultiplex) With Enable
- <u>M1\_S1S8E\_SB</u> 1x1-Single Wire to 8x1-Single Wire Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M1\_S1S16</u> 1x1-Single Wire to 16x1-Single Wire Multiplexer (Demultiplex)
- <u>M1\_S1S16\_SB</u> 1x1-Single Wire to 16x1-Single Wire Multiplexer (Demultiplex) With Bus
   Version Select
- <u>M1\_S1S16E</u> 1x1-Single Wire to 16x1-Single Wire Multiplexer (Demultiplex) With Enable
- <u>M1\_S1S16E\_SB</u> 1x1-Single Wire to 16x1-Single Wire Multiplexer (Demultiplex) With Enable and Bus Version Select
- <u>M1\_S2S1</u> 2x1-Single Wire to 1x1-Single Wire Multiplexer
- <u>M1\_S2S1E</u> 2x1-Single Wire to 1x1-Single Wire Multiplexer With Enable
- <u>M1\_S4S1</u> 4x1-Single Wire to 1x1-Single Wire Multiplexer
- <u>M1\_S4S1\_SB</u> 4x1-Single Wire to 1x1-Single Wire Multiplexer With Bus Version Select
- <u>M1\_S4S1E</u> 4x1-Single Wire to 1x1-Single Wire Multiplexer With Enable
- <u>M1\_S4S1E\_SB</u> 4x1-Single Wire to 1x1-Single Wire Multiplexer With Enable With Bus Version Select
- <u>M1\_S8S1</u> 8x1-Single Wire to 1x1-Single Wire Multiplexer
- <u>M1\_S8S1\_SB</u> 8x1-Single Wire to 1x1-Single Wire Multiplexer With Bus Version Select
- <u>M1\_S8S1E</u> 8x1-Single Wire to 1x1-Single Wire Multiplexer With Enable
- <u>M1\_S8S1E\_SB</u> 8x1-Single Wire to 1x1-Single Wire Multiplexer With Enable With Bus Version Select
- <u>M1\_S16S1</u> 16x1-Single Wire to 1x1-Single Wire Multiplexer
- <u>M1\_S16S1\_SB</u> 16x1-Single Wire to 1x1-Single Wire Multiplexer With Bus Version Select
- <u>M1 S16S1E</u> 16x1-Single Wire to 1x1-Single Wire Multiplexer With Enable

- <u>M1\_S16S1E\_SB</u> 16x1-Single Wire to 1x1-Single Wire Multiplexer With Enable and Bus Version Select
- <u>M2\_B1B2</u> 1x2-Bit Bus to 2x2-Bit Bus Multiplexer (Demultiplex)
- <u>M2\_B1B2E</u> 1x2-Bit Bus to 2x2-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M2\_B1B4</u> 1x2-Bit Bus to 4x2-Bit Bus Multiplexer (Demultiplex)
- <u>M2\_B1B4\_SB</u>
   1x2-Bit Bus to 4x2-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M2\_B1B4E</u> 1x2-Bit Bus to 4x2-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M2\_B1B4E\_SB</u> 1x2-Bit Bus to 4x2-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M2\_B1B8</u> 1x2-Bit Bus to 8x2-Bit Bus Multiplexer (Demultiplex)
- <u>M2\_B1B8\_SB</u>
   1x2-Bit Bus to 8x2-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M2\_B1B8E</u> 1x2-Bit Bus to 8x2-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M2\_B1B8E\_SB</u> 1x2-Bit Bus to 8x2-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M2\_B1B16</u> 1x2-Bit Bus to 16x2-Bit Bus Multiplexer (Demultiplex)
- <u>M2\_B1B16\_SB</u> 1x2-Bit Bus to 16x2-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M2\_B1B16E</u> 1x2-Bit Bus to 16x2-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M2\_B1B16E\_SB</u> 1x2-Bit Bus to 16x2-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- <u>M2\_B2B1</u> 2x2-Bit Bus to 1x2-Bit Bus Multiplexer
- <u>M2\_B2B1E</u> 2x2-Bit Bus to 1x2-Bit Bus Multiplexer With Enable
- <u>M2\_B4B1</u> 4x2-Bit Bus to 1x2-Bit Bus Multiplexer
- <u>M2\_B4B1\_SB</u> 4x2-Bit Bus to 1x2-Bit Bus Multiplexer With Bus Version Select
- <u>M2\_B4B1E</u> 4x2-Bit Bus to 1x2-Bit Bus Multiplexer With Enable
- <u>M2\_B4B1E\_SB</u> 4x2-Bit Bus to 1x2-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M2\_B8B1</u> 8x2-Bit Bus to 1x2-Bit Bus Multiplexer
- <u>M2\_B8B1\_SB</u> 8x2-Bit Bus to 1x2-Bit Bus Multiplexer With Bus Version Select
- <u>M2\_B8B1E</u> 8x2-Bit Bus to 1x2-Bit Bus Multiplexer With Enable
- <u>M2\_B8B1E\_SB</u> 8x2-Bit Bus to 1x2-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M2\_B16B1</u> 16x2-Bit Bus to 1x2-Bit Bus Multiplexer
- <u>M2\_B16B1\_SB</u> 16x2-Bit Bus to 1x2-Bit Bus Multiplexer With Bus Version Select
- <u>M2\_B16B1E</u> 16x2-Bit Bus to 1x2-Bit Bus Multiplexer With Enable
- <u>M2\_B16B1E\_SB</u> 16x2-Bit Bus to 1x2-Bit Bus Multiplexer With Enable and Bus Version Select
  - <u>M2\_S1S2</u> 1x2-Single Wire to 2x2-Single Wire Multiplexer (Demultiplex)
- <u>M2\_S1S2E</u> 1x2-Single Wire to 2x2-Single Wire Multiplexer (Demultiplex) With Enable

- <u>M2\_S1S4</u> 1x2-Single Wire to 4x2-Single Wire Multiplexer (Demultiplex)
- <u>M2\_S1S4\_SB</u> 1x2-Single Wire to 4x2-Single Wire Multiplexer (Demultiplex) With Bus Version Select
- <u>M2\_S1S4E</u> 1x2-Single Wire to 4x2-Single Wire Multiplexer (Demultiplex) With Enable
- <u>M2\_S1S4E\_SB</u> 1x2-Single Wire to 4x2-Single Wire Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M2\_S1S8</u> 1x2-Single Wire to 8x2-Single Wire Multiplexer (Demultiplex)
- <u>M2\_S1S8\_SB</u> 1x2-Single Wire to 8x2-Single Wire Multiplexer (Demultiplex) With Bus Version Select
- <u>M2\_S1S8E</u> 1x2-Single Wire to 8x2-Single Wire Multiplexer (Demultiplex) With Enable
- <u>M2\_S1S8E\_SB</u> 1x2-Single Wire to 8x2-Single Wire Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M2\_S2S1</u> 2x2-Single Wire to 1x2-Single Wire Multiplexer
- <u>M2\_S2S1E</u> 2x2-Single Wire to 1x2-Single Wire Multiplexer With Enable
- <u>M2\_S4S1</u> 4x2-Single Wire to 1x2-Single Wire Multiplexer
- <u>M2\_S4S1\_SB</u> 4x2-Single Wire to 1x2-Single Wire Multiplexer With Bus Version Select
- <u>M2\_S4S1E</u> 4x2-Single Wire to 1x2-Single Wire Multiplexer With Enable
- <u>M2\_S4S1E\_SB</u> 4x2-Single Wire to 1x2-Single Wire Multiplexer With Enable With Bus Version Select
- <u>M2\_S8S1</u> 8x2-Single Wire to 1x2-Single Wire Multiplexer
- <u>M2\_S8S1\_SB</u> 8x2-Single Wire to 1x2-Single Wire Multiplexer With Bus Version Select
- <u>M2\_S8S1E</u> 8x2-Single Wire to 1x2-Single Wire Multiplexer With Enable
- <u>M2\_S8S1E\_SB</u> 8x2-Single Wire to 1x2-Single Wire Multiplexer With Enable With Bus Version Select
- <u>M3\_B1B2</u> 1x3-Bit Bus to 2x3-Bit Bus Multiplexer (Demultiplex)
- <u>M3\_B1B2E</u> 1x3-Bit Bus to 2x3-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M3\_B1B4</u> 1x3-Bit Bus to 4x3-Bit Bus Multiplexer (Demultiplex)
- <u>M3\_B1B4\_SB</u> 1x3-Bit Bus to 4x3-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M3\_B1B4E</u> 1x3-Bit Bus to 4x3-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M3\_B1B4E\_SB</u> 1x3-Bit Bus to 4x3-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M3\_B1B8</u> 1x3-Bit Bus to 8x3-Bit Bus Multiplexer (Demultiplex)
- <u>M3\_B1B8\_SB</u> 1x3-Bit Bus to 8x3-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M3\_B1B8E</u> 1x3-Bit Bus to 8x3-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M3\_B1B8E\_SB</u> 1x3-Bit Bus to 8x3-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select

- <u>M3\_B1B16</u> 1x3-Bit Bus to 16x3-Bit Bus Multiplexer (Demultiplex)
- <u>M3\_B1B16\_SB</u> 1x3-Bit Bus to 16x3-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M3\_B1B16E</u> 1x3-Bit Bus to 16x3-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M3\_B1B16E\_SB</u> 1x3-Bit Bus to 16x3-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- <u>M3\_B2B1</u> 2x3-Bit Bus to 1x3-Bit Bus Multiplexer
- <u>M3\_B2B1E</u> 2x3-Bit Bus to 1x3-Bit Bus Multiplexer With Enable
- <u>M3\_B4B1</u> 4x3-Bit Bus to 1x3-Bit Bus Multiplexer
- <u>M3\_B4B1\_SB</u> 4x3-Bit Bus to 1x3-Bit Bus Multiplexer With Bus Version Select
- <u>M3\_B4B1E</u> 4x3-Bit Bus to 1x3-Bit Bus Multiplexer With Enable
- <u>M3\_B4B1E\_SB</u> 4x3-Bit Bus to 1x3-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M3\_B8B1</u> 8x3-Bit Bus to 1x3-Bit Bus Multiplexer
- <u>M3\_B8B1\_SB</u> 8x3-Bit Bus to 1x3-Bit Bus Multiplexer With Bus Version Select
- <u>M3\_B8B1E</u> 8x3-Bit Bus to 1x3-Bit Bus Multiplexer With Enable
- <u>M3\_B8B1E\_SB</u> 8x3-Bit Bus to 1x3-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M3\_B16B1</u> 16x3-Bit Bus to 1x3-Bit Bus Multiplexer
- <u>M3\_B16B1\_SB</u> 16x3-Bit Bus to 1x3-Bit Bus Multiplexer With Bus Version Select
- <u>M3\_B16B1E</u> 16x3-Bit Bus to 1x3-Bit Bus Multiplexer With Enable
- <u>M3\_B16B1E\_SB</u> 16x3-Bit Bus to 1x3-Bit Bus Multiplexer With Enable and Bus Version Select
- <u>M3\_S1S2</u> 1x3-Single Wire to 2x3-Single Wire Multiplexer (Demultiplex)
- <u>M3\_S1S2E</u> 1x3-Single Wire to 1x3-Single Wire Multiplexer (Demultiplex) With Enable
- <u>M3\_S1S4</u> 1x3-Single Wire to 4x3-Single Wire Multiplexer (Demultiplex)
- <u>M3\_S1S4\_SB</u> 1x3-Single Wire to 4x3-Single Wire Multiplexer (Demultiplex) With Bus Version Select
- <u>M3\_S1S4E</u> 1x3-Single Wire to 1x3-Single Wire Multiplexer (Demultiplex) With Enable
- <u>M3\_S1S4E\_SB</u> 1x3-Single Wire to 1x3-Single Wire Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M3\_S2S1</u> 2x3-Single Wire to 1x3-Single Wire Multiplexer
- <u>M3\_S2S1E</u> 2x3-Single Wire to 2x3-Single Wire Multiplexer With Enable
- <u>M3\_S4S1</u> 4x3-Single Wire to 1x3-Single Wire Multiplexer
- <u>M3\_S4S1\_SB</u> 4x3-Single Wire to 1x3-Single Wire Multiplexer With Bus Version Select
- <u>M3\_S4S1E</u> 4x3-Single Wire to 4x3-Single Wire Multiplexer With Enable
- <u>M3\_S4S1E\_SB</u> 4x3-Single Wire to 4x3-Single Wire Multiplexer With Enable With Bus Version Select
- <u>M4\_B1B2</u> 1x4-Bit Bus to 2x4-Bit Bus Multiplexer (Demultiplex)
- <u>M4\_B1B2E</u> 1x4-Bit Bus to 2x4-Bit Bus Multiplexer (Demultiplex) With Enable

- <u>M4\_B1B4</u> 1x4-Bit Bus to 4x4-Bit Bus Multiplexer (Demultiplex)
- <u>M4\_B1B4\_SB</u>
   1x4-Bit Bus to 4x4-Bit Bus Multiplexer (Demultiplex) With Bus Version
   Select
- <u>M4\_B1B4E</u> 1x4-Bit Bus to 4x4-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M4\_B1B4E\_SB</u> 1x4-Bit Bus to 4x4-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M4\_B1B8</u> 1x4-Bit Bus to 8x4-Bit Bus Multiplexer (Demultiplex)
- <u>M4\_B1B8\_SB</u>
   1x4-Bit Bus to 8x4-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M4\_B1B8E</u> 1x4-Bit Bus to 8x4-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M4\_B1B8E\_SB</u> 1x4-Bit Bus to 8x4-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M4\_B1B16</u> 1x4-Bit Bus to 16x4-Bit Bus Multiplexer (Demultiplex)
- <u>M4\_B1B16\_SB</u> 1x4-Bit Bus to 16x4-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M4\_B1B16E</u> 1x4-Bit Bus to 16x4-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M4\_B1B16E\_SB</u> 1x4-Bit Bus to 16x4-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- <u>M4\_B2B1</u> 2x4-Bit Bus to 1x4-Bit Bus Multiplexer
- <u>M4\_B2B1E</u> 2x4-Bit Bus to 1x4-Bit Bus Multiplexer With Enable
- <u>M4\_B4B1</u> 4x4-Bit Bus to 1x4-Bit Bus Multiplexer
- <u>M4\_B4B1\_SB</u> 4x4-Bit Bus to 1x4-Bit Bus Multiplexer With Bus Version Select
- <u>M4\_B4B1E</u> 4x4-Bit Bus to 1x4-Bit Bus Multiplexer With Enable
- <u>M4\_B4B1E\_SB</u> 4x4-Bit Bus to 1x4-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M4\_B8B1</u> 8x4-Bit Bus to 1x4-Bit Bus Multiplexer
- <u>M4\_B8B1\_SB</u> 8x4-Bit Bus to 1x4-Bit Bus Multiplexer With Bus Version Select
- <u>M4\_B8B1E</u> 8x4-Bit Bus to 1x4-Bit Bus Multiplexer With Enable
- <u>M4\_B8B1E\_SB</u> 8x4-Bit Bus to 1x4-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M4\_B16B1</u> 16x4-Bit Bus to 1x4-Bit Bus Multiplexer
- <u>M4\_B16B1\_SB</u> 16x4-Bit Bus to 1x4-Bit Bus Multiplexer With Bus Version Select
- <u>M4\_B16B1E</u> 16x4-Bit Bus to 1x4-Bit Bus Multiplexer With Enable
- M4\_B16B1E\_SB 16x4-Bit Bus to 1x4-Bit Bus Multiplexer With Enable and Bus Version Select
- <u>M4\_S1S2</u> 1x4-Single Wire to 2x4-Single Wire Multiplexer (Demultiplex)
- <u>M4\_S1S2E</u> 1x4-Single Wire to 2x4-Single Wire Multiplexer (Demultiplex) With Enable
- <u>M4\_S1S4</u> 1x4-Single Wire to 4x4-Single Wire Multiplexer (Demultiplex)
- <u>M4\_S1S4\_SB</u> 1x4-Single Wire to 4x4-Single Wire Multiplexer (Demultiplex) With Bus Version Select
- <u>M4\_S1S4E</u> 1x4-Single Wire to 4x4-Single Wire Multiplexer (Demultiplex) With Enable

- <u>M4\_S1S4E\_SB</u> 1x4-Single Wire to 4x4-Single Wire Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M4\_S2S1</u> 2x4-Single Wire to 1x4-Single Wire Multiplexer
- <u>M4\_S2S1E</u> 2x4-Single Wire to 1x4-Single Wire Multiplexer With Enable
- <u>M4\_S4S1</u> 4x4-Single Wire to 1x4-Single Wire Multiplexer
- <u>M4\_S4S1\_SB</u> 4x4-Single Wire to 1x4-Single Wire Multiplexer With Bus Version Select
- <u>M4\_S4S1E</u> 4x4-Single Wire to 1x4-Single Wire Multiplexer With Enable
- <u>M4\_S4S1E\_SB</u> 4x4-Single Wire to 1x4-Single Wire Multiplexer With Enable With Bus Version Select
- <u>M5\_B1B2</u> 1x5-Bit Bus to 2x5-Bit Bus Multiplexer (Demultiplex)
- <u>M5\_B1B2E</u> 1x5-Bit Bus to 2x5-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M5\_B1B4</u> 1x5-Bit Bus to 4x5-Bit Bus Multiplexer (Demultiplex)
- <u>M5\_B1B4\_SB</u> 1x5-Bit Bus to 4x5-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M5\_B1B4E</u> 1x5-Bit Bus to 4x5-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M5\_B1B4E\_SB</u> 1x5-Bit Bus to 4x5-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M5\_B1B8</u> 1x5-Bit Bus to 8x5-Bit Bus Multiplexer (Demultiplex)
- <u>M5\_B1B8\_SB</u> 1x5-Bit Bus to 8x5-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M5\_B1B8E</u> 1x5-Bit Bus to 8x5-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M5\_B1B8E\_SB</u> 1x5-Bit Bus to 8x5-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M5\_B1B16</u> 1x5-Bit Bus to 16x5-Bit Bus Multiplexer (Demultiplex)
- <u>M5\_B1B16\_SB</u> 1x5-Bit Bus to 16x5-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M5 B1B16E 1x5-Bit Bus to 16x5-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M5\_B1B16E\_SB</u> 1x5-Bit Bus to 16x5-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- <u>M5\_B2B1</u> 2x5-Bit Bus to 1x5-Bit Bus Multiplexer
- <u>M5\_B2B1E</u> 2x5-Bit Bus to 1x5-Bit Bus Multiplexer With Enable
- M5\_B4B1 4x5-Bit Bus to 1x5-Bit Bus Multiplexer
- <u>M5\_B4B1\_SB</u> 4x5-Bit Bus to 1x5-Bit Bus Multiplexer With Bus Version Select
- <u>M5\_B4B1E</u> 4x5-Bit Bus to 1x5-Bit Bus Multiplexer With Enable
- <u>M5\_B4B1E\_SB</u> 4x5-Bit Bus to 1x5-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M5\_B8B1</u> 8x5-Bit Bus to 1x5-Bit Bus Multiplexer
- <u>M5\_B8B1\_SB</u> 8x5-Bit Bus to 1x5-Bit Bus Multiplexer With Bus Version Select
- <u>M5\_B8B1E</u> 8x5-Bit Bus to 1x5-Bit Bus Multiplexer With Enable

- M5\_B8B1E\_SB 8x5-Bit Bus to 1x5-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M5\_B16B1</u> 16x5-Bit Bus to 1x5-Bit Bus Multiplexer
- <u>M5\_B16B1\_SB</u> 16x5-Bit Bus to 1x5-Bit Bus Multiplexer With Bus Version Select
- <u>M5\_B16B1E</u> 16x5-Bit Bus to 1x5-Bit Bus Multiplexer With Enable
- <u>M5\_B16B1E\_SB</u> 16x5-Bit Bus to 1x5-Bit Bus Multiplexer With Enable and Bus Version Select
- <u>M5\_S1S2</u> 1x5-Single Wire to 1x5-Single Wire Multiplexer (Demultiplex)
- <u>M5\_S1S2E</u> 1x5-Single Wire to 1x5-Single Wire Multiplexer (Demultiplex) With Enable
- <u>M5\_S2S1</u> 2x5-Single Wire to 2x5-Single Wire Multiplexer
- <u>M5\_S2S1E</u> 2x5-Single Wire to 2x5-Single Wire Multiplexer With Enable
- M6\_B1B2 1x6-Bit Bus to 2x6-Bit Bus Multiplexer (Demultiplex)
- M6\_B1B2E 1x6-Bit Bus to 2x6-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M6\_B1B4</u> 1x6-Bit Bus to 4x6-Bit Bus Multiplexer (Demultiplex)
- <u>M6\_B1B4\_SB</u> 1x6-Bit Bus to 4x6-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M6\_B1B4E</u> 1x6-Bit Bus to 4x6-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M6\_B1B4E\_SB</u> 1x6-Bit Bus to 4x6-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M6\_B1B8</u> 1x6-Bit Bus to 8x6-Bit Bus Multiplexer (Demultiplex)
- M6\_B1B8\_SB 1x6-Bit Bus to 8x6-Bit Bus Multiplexer (Demultiplex) With Bus Version
   Select
- <u>M6\_B1B8E</u> 1x6-Bit Bus to 8x6-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M6\_B1B8E\_SB</u> 1x6-Bit Bus to 8x6-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M6\_B1B16</u> 1x6-Bit Bus to 16x6-Bit Bus Multiplexer (Demultiplex)
- <u>M6\_B1B16\_SB</u> 1x6-Bit Bus to 16x6-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M6\_B1B16E 1x6-Bit Bus to 16x6-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M6\_B1B16E\_SB</u> 1x6-Bit Bus to 16x6-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- <u>M6\_B2B1</u> 2x6-Bit Bus to 1x6-Bit Bus Multiplexer
- <u>M6\_B2B1E</u> 2x6-Bit Bus to 1x6-Bit Bus Multiplexer With Enable
- <u>M6\_B4B1</u> 4x6-Bit Bus to 1x6-Bit Bus Multiplexer
- <u>M6\_B4B1\_SB</u> 4x6-Bit Bus to 1x6-Bit Bus Multiplexer With Bus Version Select
- <u>M6\_B4B1E</u> 4x6-Bit Bus to 1x6-Bit Bus Multiplexer With Enable
- <u>M6\_B4B1E\_SB</u> 4x6-Bit Bus to 1x6-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M6\_B8B1</u> 8x6-Bit Bus to 1x6-Bit Bus Multiplexer
- <u>M6\_B8B1\_SB</u> 8x6-Bit Bus to 1x6-Bit Bus Multiplexer With Bus Version Select

•

- <u>M6\_B8B1E</u> 8x6-Bit Bus to 1x6-Bit Bus Multiplexer With Enable
- <u>M6\_B8B1E\_SB</u> 8x6-Bit Bus to 1x6-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M6\_B16B1</u> 16x6-Bit Bus to 1x6-Bit Bus Multiplexer
- M6\_B16B1\_SB 16x6-Bit Bus to 1x6-Bit Bus Multiplexer With Bus Version Select
- M6\_B16B1E 16x6-Bit Bus to 1x6-Bit Bus Multiplexer With Enable
- <u>M6\_B16B1E\_SB</u> 16x6-Bit Bus to 1x6-Bit Bus Multiplexer With Enable and Bus Version Select
  - M6\_S1S2 1x6-Single Wire to 1x6-Single Wire Multiplexer (Demultiplex)
- <u>M6\_S1S2E</u> 1x6-Single Wire to 1x6-Single Wire Multiplexer (Demultiplex) With Enable
- <u>M6\_S2S1</u> 2x6-Single Wire to 2x6-Single Wire Multiplexer
- <u>M6\_S2S1E</u> 2x6-Single Wire to 2x6-Single Wire Multiplexer With Enable
- <u>M7\_B1B2</u> 1x7-Bit Bus to 2x7-Bit Bus Multiplexer (Demultiplex)
- <u>M7\_B1B2E</u> 1x7-Bit Bus to 2x7-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M7\_B1B4</u> 1x7-Bit Bus to 4x7-Bit Bus Multiplexer (Demultiplex)
- <u>M7\_B1B4\_SB</u> 1x7-Bit Bus to 4x7-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M7\_B1B4E</u> 1x7-Bit Bus to 4x7-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M7\_B1B4E\_SB</u> 1x7-Bit Bus to 4x7-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M7\_B1B8</u> 1x7-Bit Bus to 8x7-Bit Bus Multiplexer (Demultiplex)
- M7\_B1B8\_SB 1x7-Bit Bus to 8x7-Bit Bus Multiplexer (Demultiplex) With Bus Version
   Select
- <u>M7\_B1B8E</u> 1x7-Bit Bus to 8x7-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M7\_B1B8E\_SB</u> 1x7-Bit Bus to 8x7-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M7\_B1B16</u> 1x7-Bit Bus to 16x7-Bit Bus Multiplexer (Demultiplex)
- <u>M7\_B1B16\_SB</u> 1x7-Bit Bus to 16x7-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M7\_B1B16E</u> 1x7-Bit Bus to 16x7-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M7\_B1B16E\_SB</u> 1x7-Bit Bus to 16x7-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- <u>M7\_B2B1</u> 2x7-Bit Bus to 1x7-Bit Bus Multiplexer
- <u>M7\_B2B1E</u> 2x7-Bit Bus to 1x7-Bit Bus Multiplexer With Enable
- <u>M7\_B4B1</u> 4x7-Bit Bus to 1x7-Bit Bus Multiplexer
- <u>M7\_B4B1\_SB</u> 4x7-Bit Bus to 1x7-Bit Bus Multiplexer With Bus Version Select
- <u>M7\_B4B1E</u> 4x7-Bit Bus to 1x7-Bit Bus Multiplexer With Enable
- <u>M7\_B4B1E\_SB</u> 4x7-Bit Bus to 1x7-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M7\_B8B1</u> 8x7-Bit Bus to 1x7-Bit Bus Multiplexer

- M7\_B8B1\_SB 8x7-Bit Bus to 1x7-Bit Bus Multiplexer With Bus Version Select
- <u>M7\_B8B1E</u> 8x7-Bit Bus to 1x7-Bit Bus Multiplexer With Enable
- <u>M7\_B8B1E\_SB</u> 8x7-Bit Bus to 1x7-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M7\_B16B1</u> 16x7-Bit Bus to 1x7-Bit Bus Multiplexer
- <u>M7\_B16B1\_SB</u> 16x7-Bit Bus to 1x7-Bit Bus Multiplexer With Bus Version Select
- <u>M7\_B16B1E</u> 16x7-Bit Bus to 1x7-Bit Bus Multiplexer With Enable
- <u>M7\_B16B1E\_SB</u> 16x7-Bit Bus to 1x7-Bit Bus Multiplexer With Enable and Bus Version Select
- <u>M7\_S1S2</u> 1x7-Single Wire to 1x7-Single Wire Multiplexer (Demultiplex)
- <u>M7\_S1S2E</u> 1x7-Single Wire to 1x7-Single Wire Multiplexer (Demultiplex) With Enable
- <u>M7\_S2S1</u> 2x7-Single Wire to 2x7-Single Wire Multiplexer
- <u>M7\_S2S1E</u> 2x7-Single Wire to 2x7-Single Wire Multiplexer With Enable
- <u>M8\_B1B2</u> 1x8-Bit Bus to 2x8-Bit Bus Multiplexer (Demultiplex)
- <u>M8\_B1B2E</u> 1x8-Bit Bus to 2x8-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M8\_B1B4</u> 1x8-Bit Bus to 4x8-Bit Bus Multiplexer (Demultiplex)
- <u>M8\_B1B4\_SB</u>
   1x8-Bit Bus to 4x8-Bit Bus Multiplexer (Demultiplex) With Bus Version
   Select
- <u>M8\_B1B4E</u> 1x8-Bit Bus to 4x8-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M8\_B1B4E\_SB</u> 1x8-Bit Bus to 4x8-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M8\_B1B8</u> 1x8-Bit Bus to 8x8-Bit Bus Multiplexer (Demultiplex)
- M8\_B1B8\_SB
   1x8-Bit Bus to 8x8-Bit Bus Multiplexer (Demultiplex) With Bus Version
   Select
- <u>M8\_B1B8E</u> 1x8-Bit Bus to 8x8-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M8\_B1B8E\_SB</u> 1x8-Bit Bus to 8x8-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M8\_B1B16</u> 1x8-Bit Bus to 16x8-Bit Bus Multiplexer (Demultiplex)
- <u>M8\_B1B16\_SB</u> 1x8-Bit Bus to 16x8-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M8\_B1B16E</u> 1x8-Bit Bus to 16x8-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M8\_B1B16E\_SB</u> 1x8-Bit Bus to 16x8-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- <u>M8\_B2B1</u> 2x8-Bit Bus to 1x8-Bit Bus Multiplexer
- <u>M8\_B2B1E</u> 2x8-Bit Bus to 1x8-Bit Bus Multiplexer With Enable
- <u>M8\_B4B1</u> 4x8-Bit Bus to 1x8-Bit Bus Multiplexer
- <u>M8\_B4B1\_SB</u> 4x8-Bit Bus to 1x8-Bit Bus Multiplexer With Bus Version Select
- <u>M8\_B4B1E</u> 4x8-Bit Bus to 1x8-Bit Bus Multiplexer With Enable
- M8\_B4B1E\_SB 4x8-Bit Bus to 1x8-Bit Bus Multiplexer With Enable With Bus Version Select

- <u>M8\_B8B1</u> 8x8-Bit Bus to 1x8-Bit Bus Multiplexer
- <u>M8\_B8B1\_SB</u> 8x8-Bit Bus to 1x8-Bit Bus Multiplexer With Bus Version Select
- <u>M8\_B8B1E</u> 8x8-Bit Bus to 1x8-Bit Bus Multiplexer With Enable
- <u>M8\_B8B1E\_SB</u> 8x8-Bit Bus to 1x8-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M8\_B16B1</u> 16x8-Bit Bus to 1x8-Bit Bus Multiplexer
- <u>M8\_B16B1\_SB</u> 16x8-Bit Bus to 1x8-Bit Bus Multiplexer With Bus Version Select
- <u>M8\_B16B1E</u>
   16x8-Bit Bus to 1x8-Bit Bus Multiplexer With Enable
- <u>M8\_B16B1E\_SB</u> 16x8-Bit Bus to 1x8-Bit Bus Multiplexer With Enable and Bus Version Select
- <u>M8 S1S2</u> 1x8-Single Wire to 2x8-Single Wire Multiplexer (Demultiplex)
- <u>M8\_S1S2E</u> 1x8-Single Wire to 2x8-Single Wire Multiplexer (Demultiplex) With Enable
- <u>M8\_S2S1</u> 2x8-Single Wire to 1x8-Single Wire Multiplexer
- <u>M8\_S2S1E</u> 2x8-Single Wire to 1x8-Single Wire Multiplexer With Enable
- <u>M9\_B1B2</u> 1x9-Bit Bus to 2x9-Bit Bus Multiplexer (Demultiplex)
- <u>M9\_B1B2E</u> 1x9-Bit Bus to 2x9-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M9\_B1B4</u> 1x9-Bit Bus to 4x9-Bit Bus Multiplexer (Demultiplex)
- M9\_B1B4\_SB 1x9-Bit Bus to 4x9-Bit Bus Multiplexer (Demultiplex) With Bus Version
   Select
- <u>M9\_B1B4E</u> 1x9-Bit Bus to 4x9-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M9\_B1B4E\_SB</u> 1x9-Bit Bus to 4x9-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M9\_B1B8</u> 1x9-Bit Bus to 8x9-Bit Bus Multiplexer (Demultiplex)
- M9\_B1B8\_SB 1x9-Bit Bus to 8x9-Bit Bus Multiplexer (Demultiplex) With Bus Version
   Select
- <u>M9\_B1B8E</u> 1x9-Bit Bus to 8x9-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M9\_B1B8E\_SB</u> 1x9-Bit Bus to 8x9-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M9\_B1B16</u> 1x9-Bit Bus to 16x9-Bit Bus Multiplexer (Demultiplex)
- <u>M9\_B1B16\_SB</u> 1x9-Bit Bus to 16x9-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M9\_B1B16E 1x9-Bit Bus to 16x9-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M9\_B1B16E\_SB</u> 1x9-Bit Bus to 16x9-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- <u>M9\_B2B1</u> 2x9-Bit Bus to 1x9-Bit Bus Multiplexer
- <u>M9\_B2B1E</u> 2x9-Bit Bus to 1x9-Bit Bus Multiplexer With Enable
- <u>M9\_B4B1</u> 4x9-Bit Bus to 1x9-Bit Bus Multiplexer
- <u>M9\_B4B1\_SB</u> 4x9-Bit Bus to 1x9-Bit Bus Multiplexer With Bus Version Select
- <u>M9\_B4B1E</u> 4x9-Bit Bus to 1x9-Bit Bus Multiplexer With Enable

- <u>M9\_B4B1E\_SB</u> 4x9-Bit Bus to 1x9-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M9\_B8B1</u> 8x9-Bit Bus to 1x9-Bit Bus Multiplexer
- M9\_B8B1\_SB 8x9-Bit Bus to 1x9-Bit Bus Multiplexer With Bus Version Select
- <u>M9\_B8B1E</u> 8x9-Bit Bus to 1x9-Bit Bus Multiplexer With Enable

• <u>M9\_B8B1E\_SB</u> 8x9-Bit Bus to 1x9-Bit Bus Multiplexer With Enable With Bus Version Select

- <u>M9\_B16B1</u> 16x9-Bit Bus to 1x9-Bit Bus Multiplexer
- <u>M9\_B16B1\_SB</u> 16x9-Bit Bus to 1x9-Bit Bus Multiplexer With Bus Version Select
- <u>M9\_B16B1E</u> 16x9-Bit Bus to 1x9-Bit Bus Multiplexer With Enable
- M9\_B16B1E\_SB 16x9-Bit Bus to 1x9-Bit Bus Multiplexer With Enable and Bus Version Select
- <u>M10\_B1B2</u> 1x10-Bit Bus to 2x10-Bit Bus Multiplexer (Demultiplex)
- <u>M10\_B1B2E</u> 1x10-Bit Bus to 2x10-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M10\_B1B4</u> 1x10-Bit Bus to 4x10-Bit Bus Multiplexer (Demultiplex)
- <u>M10\_B1B4\_SB</u> 1x10-Bit Bus to 4x10-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M10\_B1B4E</u> 1x10-Bit Bus to 4x10-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M10\_B1B4E\_SB</u> 1x10-Bit Bus to 4x10-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M10\_B1B8</u> 1x10-Bit Bus to 8x10-Bit Bus Multiplexer (Demultiplex)
- <u>M10\_B1B8\_SB</u> 1x10-Bit Bus to 8x10-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M10\_B1B8E</u> 1x10-Bit Bus to 8x10-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M10\_B1B8E\_SB</u> 1x10-Bit Bus to 8x10-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M10\_B1B16</u> 1x10-Bit Bus to 16x10-Bit Bus Multiplexer (Demultiplex)
- <u>M10\_B1B16\_SB</u> 1x10-Bit Bus to 16x10-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M10\_B1B16E</u> 1x10-Bit Bus to 16x10-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M10\_B1B16E\_SB</u> 1x10-Bit Bus to 16x10-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- <u>M10\_B2B1</u> 2x10-Bit Bus to 1x10-Bit Bus Multiplexer
- <u>M10\_B2B1E</u> 2x10-Bit Bus to 1x10-Bit Bus Multiplexer With Enable
- <u>M10\_B4B1</u> 4x10-Bit Bus to 1x10-Bit Bus Multiplexer
- M10\_B4B1\_SB 4x10-Bit Bus to 1x10-Bit Bus Multiplexer With Bus Version Select
- <u>M10\_B4B1E</u> 4x10-Bit Bus to 1x10-Bit Bus Multiplexer With Enable
- <u>M10\_B4B1E\_SB</u> 4x10-Bit Bus to 1x10-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M10\_B8B1</u> 8x10-Bit Bus to 1x10-Bit Bus Multiplexer
- <u>M10\_B8B1\_SB</u> 8x10-Bit Bus to 1x10-Bit Bus Multiplexer With Bus Version Select

- M10\_B8B1E 8x10-Bit Bus to 1x10-Bit Bus Multiplexer With Enable
- <u>M10\_B8B1E\_SB</u> 8x10-Bit Bus to 1x10-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M10\_B16B1</u> 16x10-Bit Bus to 1x10-Bit Bus Multiplexer
- M10\_B16B1\_SB 16x10-Bit Bus to 1x10-Bit Bus Multiplexer With Bus Version Select
- M10\_B16B1E 16x10-Bit Bus to 1x10-Bit Bus Multiplexer With Enable
- <u>M10\_B16B1E\_SB</u> 16x10-Bit Bus to 1x10-Bit Bus Multiplexer With Enable and Bus Version Select
- <u>M12\_B1B2</u> 1x12-Bit Bus to 2x12-Bit Bus Multiplexer (Demultiplex)
- M12\_B1B2E 1x12-Bit Bus to 2x12-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M12\_B1B4</u> 1x12-Bit Bus to 4x12-Bit Bus Multiplexer (Demultiplex)
- <u>M12\_B1B4\_SB</u> 1x12-Bit Bus to 4x12-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M12\_B1B4E</u> 1x12-Bit Bus to 4x12-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M12\_B1B4E\_SB</u> 1x12-Bit Bus to 4x12-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M12\_B1B8</u> 1x12-Bit Bus to 8x12-Bit Bus Multiplexer (Demultiplex)
- <u>M12\_B1B8\_SB</u> 1x12-Bit Bus to 8x12-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M12\_B1B8E 1x12-Bit Bus to 8x12-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M12\_B1B8E\_SB</u> 1x12-Bit Bus to 8x12-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M12\_B1B16 1x12-Bit Bus to 16x12-Bit Bus Multiplexer (Demultiplex)
- <u>M12\_B1B16\_SB</u> 1x12-Bit Bus to 16x12-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M12\_B1B16E</u> 1x12-Bit Bus to 16x12-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M12\_B1B16E\_SB</u> 1x12-Bit Bus to 16x12-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- <u>M12\_B2B1</u> 2x12-Bit Bus to 1x12-Bit Bus Multiplexer
- <u>M12\_B2B1E</u> 2x12-Bit Bus to 1x12-Bit Bus Multiplexer With Enable
- M12\_B4B1 4x12-Bit Bus to 1x12-Bit Bus Multiplexer
- <u>M12\_B4B1\_SB</u> 4x12-Bit Bus to 1x12-Bit Bus Multiplexer With Bus Version Select
- <u>M12\_B4B1E</u> 4x12-Bit Bus to 1x12-Bit Bus Multiplexer With Enable
- <u>M12\_B4B1E\_SB</u> 4x12-Bit Bus to 1x12-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M12\_B8B1</u> 8x12-Bit Bus to 1x12-Bit Bus Multiplexer
- <u>M12\_B8B1\_SB</u> 8x12-Bit Bus to 1x12-Bit Bus Multiplexer With Bus Version Select
- M12\_B8B1E 8x12-Bit Bus to 1x12-Bit Bus Multiplexer With Enable

- <u>M12\_B8B1E\_SB</u> 8x12-Bit Bus to 1x12-Bit Bus Multiplexer With Enable With Bus Version Select
- M12\_B16B1 16x12-Bit Bus to 1x12-Bit Bus Multiplexer
- <u>M12\_B16B1\_SB</u> 16x12-Bit Bus to 1x12-Bit Bus Multiplexer With Bus Version Enable
- M12\_B16B1E 16x12-Bit Bus to 1x12-Bit Bus Multiplexer With Enable
- <u>M12\_B16B1E\_SB</u> 16x12-Bit Bus to 1x12-Bit Bus Multiplexer With Enable and Bus Version Select
- <u>M16\_B1B2</u> 1x16-Bit Bus to 2x16-Bit Bus Multiplexer (Demultiplex)
- <u>M16\_B1B2E</u> 1x16-Bit Bus to 2x16-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M16\_B1B4</u> 1x16-Bit Bus to 4x16-Bit Bus Multiplexer (Demultiplex)
- <u>M16\_B1B4\_SB</u> 1x16-Bit Bus to 4x16-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M16\_B1B4E</u> 1x16-Bit Bus to 4x16-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M16\_B1B4E\_SB</u> 1x16-Bit Bus to 4x16-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M16\_B1B8</u> 1x16-Bit Bus to 8x16-Bit Bus Multiplexer (Demultiplex)
- <u>M16\_B1B8\_SB</u> 1x16-Bit Bus to 8x16-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M16\_B1B8E 1x16-Bit Bus to 8x16-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M16\_B1B8E\_SB</u> 1x16-Bit Bus to 8x16-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M16\_B1B16</u> 1x16-Bit Bus to 16x16-Bit Bus Multiplexer (Demultiplex)
- <u>M16\_B1B16\_SB</u> 1x16-Bit Bus to 16x16-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M16\_B1B16E</u> 1x16-Bit Bus to 16x16-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M16\_B1B16E\_SB</u> 1x16-Bit Bus to 16x16-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- <u>M16\_B2B1</u> 2x16-Bit Bus to 1x16-Bit Bus Multiplexer
- <u>M16\_B2B1E</u> 2x16-Bit Bus to 1x16-Bit Bus Multiplexer With Enable
- <u>M16\_B4B1</u> 4x16-Bit Bus to 1x16-Bit Bus Multiplexer
- M16\_B4B1\_SB 4x16-Bit Bus to 1x16-Bit Bus Multiplexer With Bus Version Select
- <u>M16\_B4B1E</u> 4x16-Bit Bus to 1x16-Bit Bus Multiplexer With Enable
- <u>M16\_B4B1E\_SB</u> 4x16-Bit Bus to 1x16-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M16\_B8B1</u> 8x16-Bit Bus to 1x16-Bit Bus Multiplexer
- <u>M16\_B8B1\_SB</u> 8x16-Bit Bus to 1x16-Bit Bus Multiplexer With Bus Version Select
- <u>M16\_B8B1E</u> 8x16-Bit Bus to 1x16-Bit Bus Multiplexer With Enable

- <u>M16\_B8B1E\_SB</u> 8x16-Bit Bus to 1x16-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M16\_B16B1</u> 16x16-Bit Bus to 1x16-Bit Bus Multiplexer
- M16\_B16B1\_SB 16x16-Bit Bus to 1x16-Bit Bus Multiplexer With Bus Version Select
- <u>M16\_B16B1E</u> 16x16-Bit Bus to 1x16-Bit Bus Multiplexer With Enable
- <u>M16\_B16B1E\_SB</u> 16x16-Bit Bus to 1x16-Bit Bus Multiplexer With Enable and Bus Version Select
- <u>M32\_B1B2</u> 1x32-Bit Bus to 2x32-Bit Bus Multiplexer (Demultiplex)
- <u>M32\_B1B2E</u> 1x32-Bit Bus to 2x32-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M32\_B1B4</u> 1x32-Bit Bus to 4x32-Bit Bus Multiplexer (Demultiplex)
- <u>M32\_B1B4\_SB</u> 1x32-Bit Bus to 4x32-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M32\_B1B4E</u> 1x32-Bit Bus to 4x32-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M32\_B1B4E\_SB</u> 1x32-Bit Bus to 4x32-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M32\_B1B8</u> 1x32-Bit Bus to 8x32-Bit Bus Multiplexer (Demultiplex)
- <u>M32\_B1B8\_SB</u> 1x32-Bit Bus to 8x32-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- <u>M32\_B1B8E</u> 1x32-Bit Bus to 8x32-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M32\_B1B8E\_SB</u> 1x32-Bit Bus to 8x32-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- <u>M32\_B1B16</u> 1x32-Bit Bus to 16x32-Bit Bus Multiplexer (Demultiplex)
- <u>M32\_B1B16\_SB</u> 1x32-Bit Bus to 16x32-Bit Bus Multiplexer (Demultiplex) With Bus Version
   Select
- <u>M32\_B1B16E</u> 1x32-Bit Bus to 16x32-Bit Bus Multiplexer (Demultiplex) With Enable
- <u>M32\_B1B16E\_SB</u> 1x32-Bit Bus to 16x32-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- <u>M32\_B2B1</u> 2x32-Bit Bus to 1x32-Bit Bus Multiplexer
- <u>M32\_B2B1E</u> 2x32-Bit Bus to 1x32-Bit Bus Multiplexer With Enable
- <u>M32\_B4B1</u> 4x32-Bit Bus to 1x32-Bit Bus Multiplexer
- M32 B4B1 SB 4x32-Bit Bus to 1x32-Bit Bus Multiplexer With Bus Version Select
- <u>M32\_B4B1E</u> 4x32-Bit Bus to 1x32-Bit Bus Multiplexer With Enable
- <u>M32\_B4B1E\_SB</u> 4x32-Bit Bus to 1x32-Bit Bus Multiplexer With Enable With Bus Version Select
- <u>M32\_B8B1</u> 8x32-Bit Bus to 1x32-Bit Bus Multiplexer
- M32 B8B1 SB 8x32-Bit Bus to 1x32-Bit Bus Multiplexer With Bus Version Select
- <u>M32\_B8B1E</u> 8x32-Bit Bus to 1x32-Bit Bus Multiplexer With Enable

- <u>M32\_B8B1E\_SB</u> 8x32-Bit Bus to 1x32-Bit Bus Multiplexer With Enable With Bus Version
   Select
- <u>M32\_B16B1</u> 16x32-Bit Bus to 1x32-Bit Bus Multiplexer
- <u>M32\_B16B1\_SB</u> 16x32-Bit Bus to 1x32-Bit Bus Multiplexer With Bus Version Select
- <u>M32\_B16B1E</u> 16x32-Bit Bus to 1x32-Bit Bus Multiplexer With Enable
- <u>M32\_B16B1E\_SB</u> 16x32-Bit Bus to 1x32-Bit Bus Multiplexer With Enable and Bus Version Select

### **Numeric Connector**

Binary numeric connectors are available as follows:

- <u>NUM0</u> Number Connector 0
- <u>NUM1</u> Number Connector 1
- <u>NUM2</u> Number Connector 2
- <u>NUM3</u> Number Connector 3
- <u>NUM4</u> Number Connector 4
- <u>NUM5</u> Number Connector 5
- <u>NUM6</u> Number Connector 6
- <u>NUM7</u> Number Connector 7
- <u>NUM8</u> Number Connector 8
- <u>NUM9</u> Number Connector 9
- <u>NUMA</u> Number Connector A
- NUMB Number Connector B
- <u>NUMC</u> Number Connector C
- <u>NUMD</u> Number Connector D
- <u>NUME</u> Number Connector E
- NUMF Number Connector F

## **Shift Register**

Multiple capability shift registers are available as follows:

- <u>SR4CEB</u>
   4-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Bus Version
- <u>SR4CES</u>
   4-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>SR4CLEB</u>
   4-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock
   Enable and Asynchronous Clear, Bus Version
- <u>SR4CLEDB</u>
   4-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Asynchronous Clear, Bus Version
- <u>SR4CLEDS</u>
   4-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers
   with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>SR4CLES</u>
   4-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock
   Enable and Asynchronous Clear, Single Pin Version
- <u>SR4REB</u>
   4-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Bus Version
- <u>SR4RES</u>
   4-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Single Pin Version
- SR4RLEB
   4-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock
   Enable and Synchronous Reset, Bus Version
- SR4RLEDB 4-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Synchronous Reset, Bus Version
- SR4RLEDS 4-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Synchronous Reset, Single Pin Version
- SR4RLES
   4-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock
   Enable and Synchronous Reset, Single Pin Version
- SR8CEB
   8-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Bus Version
- SR8CES
   8-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Single Pin Version
- SR8CLEB
   8-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock
   Enable and Asynchronous Clear, Bus Version
- <u>SR8CLEDB</u> 8-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Asynchronous Clear, Bus Version
- <u>SR8CLEDS</u>
   8-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Asynchronous Clear, Single Pin Version
- SR8CLES
   8-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock
   Enable and Asynchronous Clear, Single Pin Version

- <u>SR8REB</u> 8-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Bus Version
- <u>SR8RES</u>
   8-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Single Pin Version
- SR8RLEB
   8-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock
   Enable and Synchronous Reset, Bus Version
- <u>SR8RLEDB</u> 8-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Synchronous Reset, Bus Version
- <u>SR8RLEDS</u>
   8-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Synchronous Reset, Single Pin Version
- <u>SR8RLES</u>
   8-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock
   Enable and Synchronous Reset, Single Pin Version
- <u>SR16CEB</u>
   16-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Bus Version
- <u>SR16CES</u>
   16-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>SR16CLEB</u>
   16-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock
   Enable and Asynchronous Clear, Bus Version
- <u>SR16CLEDB</u>
   16-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Asynchronous Clear, Bus Version
- <u>SR16CLEDS</u>
   16-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers
   with Clock Enable and Asynchronous Clear, Single Pin Version
- <u>SR16CLES</u>
   16-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock
   Enable and Asynchronous Clear, Single Pin Version
- <u>SR16REB</u>
   16-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Bus Version
- <u>SR16RES</u>
   16-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Single Pin Version
- <u>SR16RLEB</u>
   16-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock
   Enable and Synchronous Reset, Bus Version
- <u>SR16RLEDB</u>
   16-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers
   with Clock Enable and Synchronous Reset, Bus Version
- <u>SR16RLEDS</u>
   16-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers
   with Clock Enable and Synchronous Reset, Single Pin Version
- <u>SR16RLES</u>
   16-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock
   Enable and Synchronous Reset, Single Pin Version
- <u>SR32CEB</u> 32-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Bus Version
- <u>SR32CLEB</u> 32-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Bus Version

- <u>SR32CLEDB</u> 32-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Asynchronous Clear, Bus Version
- <u>SR32REB</u> 32-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Bus Version
- <u>SR32RLEB</u> 32-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Bus Version
- <u>SR32RLEDB</u> 32-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Synchronous Reset, Bus Version

## Shifter

Barrel shifters are available as follows:

- BRLSHFT4B 4-Bit Barrel Shifter, Bus Version
- BRLSHFT4S 4-Bit Barrel Shifter, Single Pin Version
- BRLSHFT8B 8-Bit Barrel Shifter, Bus Version
- BRLSHFT8S 8-Bit Barrel Shifter, Single Pin Version
- BRLSHFT16B 16-Bit Barrel Shifter, Bus Version
- BRLSHFT32B 32-Bit Barrel Shifter, Bus Version
- <u>BRLSHFTM4B</u> 4-Bit Fill Mode Bi-Directional Barrel Shifter, Bus Version
- <u>BRLSHFTM4S</u> 4-Bit Fill Mode Bi-Directional Barrel Shifter, Single pin Version
- <u>BRLSHFTM8B</u> 8-Bit Fill Mode Bi-Directional Barrel Shifter, Bus Version
- <u>BRLSHFTM8S</u> 8-Bit Fill Mode Bi-Directional Barrel Shifter, Single pin Version
- <u>BRLSHFTM16B</u> 16-Bit Fill Mode Bi-Directional Barrel Shifter, Bus Version
- <u>BRLSHFTM32B</u> 32-Bit Fill Mode Bi-Directional Barrel Shifter, Bus Version

## **Wired Function**

Wired functions available are as follows:

- PULLDOWN Level Low
- PULLDOWN4B 4-Bit Level Low Bus
- <u>PULLDOWN4S</u> 4-Bit Level Low
- <u>PULLDOWN8B</u> 8-Bit Level Low Bus
- PULLDOWN8S 8-Bit Level Low
- <u>PULLDOWN12B</u> 12-Bit Level Low Bus
- PULLDOWN12S 12-Bit Level Low
- PULLDOWN16B 16-Bit Level Low Bus
- PULLDOWN16S 16-Bit Level Low
- PULLDOWN32B 32-Bit Level Low Bus
- PULLUP Level High
- <u>PULLUP4B</u> 4-Bit Level High Bus
- <u>PULLUP4S</u> 4-Bit Level High
- <u>PULLUP8B</u> 8-Bit Level High Bus
- <u>PULLUP8S</u> 8-Bit Level High
- <u>PULLUP12B</u> 12-Bit Level High Bus
- PULLUP12S 12-Bit Level High
- <u>PULLUP16B</u> 16-Bit Level High Bus
- <u>PULLUP16S</u> 16-Bit Level High
- <u>PULLUP32B</u> 32-Bit Level High Bus

# **Design Components**


This section contains a complete description of each library component in the FPGA Generic Library. The component list is arranged alphanumerically, with all numeric suffixes in ascending order. Descriptions of the same component type are presented together: These groupings are indicated in the component title. *Example: ADD2, 4, 8, 16.* The designator for the component version, 'B' or 'S' is omitted from the component title.

The following information is provided for each component, where applicable

- Component(s) Title
- Functional Description
- Schematic Symbol
- Truth Table or equation
- Additional notes (if any)

## ACC1

## 1-Bit Cascadable Loadable Accumulator



ACC1

ACC1 is a 1-Bit cascadable loadable accumulator. It can add or subtract data to or from the contents of a 1-bit data register and store the result back into the register. The register can be loaded with a 1-bit word.

The synchronous reset (R) has highest priority over all other inputs. When R is High, all other inputs are ignored and the outputs are reset to Low during the Low-to-High clock (C) transition.

The Load (L) input is the second highest priority input after R. When L is High, all other inputs are ignored and the data input D0 is loaded into the 1-bit register during the Low-to-High clock transition.

When R and L are Low, accumulation takes place when CE is High. The accumulation method depends on the input ADD. When ADD is High, data on inputs B0 and CI are added with the contents of the data register. When ADD is Low, inputs B0 and CI are subtracted from the contents of the data register. The accumulation result is then stored to the register during the Low-to-High clock transition. Output Q0 always reflects the value in the data register.

CI is a carry-in input and CO is a carry-out output. Both are active High in adding mode and active Low in subtraction mode.

CO is always active one step before the data output (Q) exceeds the 1-bit binary range since CO is not registered synchronously with data output. CO always reflects the accumulation of input B0 and the contents of the register, which allows cascading of ACC1s by connecting CO of one stage to CI of the next stage.

Inputs				Outputs		
R	L	CE	ADD	D0	С	Q0
1	Х	Х	х	Х	$\uparrow$	0
0	1	х	х	d	$\uparrow$	d
0	0	1	1	Х	$\uparrow$	q0+b+CI
0	0	1	0	Х	$\uparrow$	q0+b+Cl q0-b-Cl
0	0	0	х	х	$\uparrow$	No Chg


q0 is the previous value of Q (ie. in the register too)

b is the value of data input B0

CI is value of input CI

## ACC2, 4, 8, 16, 32

# Loadable Cascadable Accumulators with Signed and Unsigned Operations



ACC2B

Q[3..0]

CO

OFL

-> a

D[3..0]

-> ADD

B[3..0]

-> L

-⊳ CE -⊳> C ACC2, ACC4, ACC8, ACC16 and ACC32 are, respectively 2-, 4-, 8-, 16and 32-Bit loadable cascadable accumulators with signed (twoscomplement) and unsigned binary operations. They can add or subtract 2-, 4-, 8-, 16-, 32-bit unsigned binary, respectively or two's complement number to or from the contents of a 2-, 4-, 8-, 16-, 32-bit data register and store the results in the register. The register can be loaded with 2-, 4-, 8-, 16-, 32-bit number.

#### Unsigned Binary and Two's complement (Signed Binary) operation


The accumulators can operate on signed (two's complement) or unsigned binary numbering formats depending on the interpretation of data input and data output. If the inputs are interpreted as unsigned binary, the result should be interpreted as unsigned binary. If the inputs are interpreted as two's complement, the output should be interpreted as twos-complement. When the data is interpreted as unsigned binary, output CO should be to determine overflow. When the data is interpreted as two's complement, output OFL should be used to determine the overflow. When cascading accumulators, CO is used as carry-out or borrow-out for both numbering format modes.



The synchronous reset (R) has highest priority over all other inputs. When R is High, all other inputs are ignored and the outputs are reset to Low during the Low-to-High clock transition.


The Load (L) input is the second highest priority input after R. When L is High, all other inputs are ignored and the data input D is loaded into the register during the Low-to-High clock (C) transition.

When R and L are Low, accumulation takes place when CE is High. The accumulation method depends on the input ADD. When ADD is High, data on inputs B and CI are added with the contents of the data register. When ADD is Low, inputs B and CI are subtracted from the contents of the data register. The accumulation result is then stored to the register during the Low-to-High clock transition. CI is active High for adding and active Low for subtraction. Output Q always reflects the value in the data register.



R

ACC8B




ACC16B

Inputs				Outputs		
R	L	CE	ADD	D	С	Q
1	Х	Х	х	Х	$\uparrow$	0
0	1	Х	х	d	$\uparrow$	d
0	0	1	1	Х	$\uparrow$	q0+b+Cl
0	0	1	0	Х	$\uparrow$	q0-b-Cl
0	0	0	х	х	$\uparrow$	q0+b+Cl q0-b-Cl No Chg


q0 is the previous value of Q (i.e. data in the register)

b is the value of data input B

CI is value of input CI



ACC32B



ACC2S

**Overflow detection** 

CO and OFL are used to determine overflow for unsigned and signed accumulation respectively. They are not registered synchronously with data output. Thus, CO and OFL always active one step before the register or data output value (Q) actually goes overflow.

In unsigned binary operation, CO goes High when accumulation result (S) is going to exceed the unsigned binary boundary in the next accumulation. CO is active High in add mode and active Low in subtract mode, thus CO is Low when overflow occurs in subtract mode. OFL is ignored in unsigned operation.


The unsigned binary ranges of the available ACC are:

ACC Type	Numbering System	Number Range
ACC2	2-bit unsigned binary	0 to 3
ACC4	4-bit unsigned binary	0 to 15
ACC8	8-bit unsigned binary	0 to 255
ACC16	16-bit unsigned binary	0 to 65535
ACC32	32-bit unsigned binary	0 to 4294967295

For two's complement operation, OFL is used as overflow detection. If the accumulation or de-accumulation result is going to exceed the two's complement range in the next accumulation step, OFL output goes High. OFL is active High in both add or subtract mode.

The twos-complement ranges of the available ACC are:


АСС Туре	Numbering System	Number Range
ACC2	2-bit twos-complement	-2 to +1
ACC4	4-bit twos-complement	-8 to + 7
ACC8	8-bit twos-complement	-128 to +127
ACC16	16-bit twos-complement	-32768 to +32767






#### "Carry-out","Borrow-out" and Cascading

For cascading purpose, CO is used as a "carry-out" or "borrow-out" irrespective of the numbering format used. When cascading two or more ACC components together to create a larger device; CO from the upper level of ACC is connected to CI of the next level. OFL from the upper level is ignored, but the last OFL can still be used as overflows for two's complement operation. The following example demonstrates how to create an 8-bit accumulator from 2 ACC4 components:



## ADD1

# 1-Bit Cascadable Full Adder




ADD1 is a 1-Bit full adder. The device adds two 1-bit words (A0, B0) and a carry-in (CI), producing a binary sum (S0) output and a carry-out (CO).

Inputs			Out	puts
CI	A0	B0	S0	СО
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


## ADD2, 4, 8, 16, 32

# **Cascadable Full Adders with Signed and Unsigned Operations**




ADD4B

CO OF



ADD8B



ADD16B

ADD2, ADD4, ADD8, ADD16 and ADD32 are, respectively 2-, 4-, 8-, 16- and 32-Bit cascadable full adders with signed (twos-complement) and unsigned binary operation. These adders add two input words (A, B) and a carry-in (CI) producing a sum output (S), which can be interpreted as either unsigned binary or two's complement format, and carry-out (CO) and overflow (OFL) outputs.

#### Unsigned Binary and Two's complement (Signed Binary) operation

ADD2, ADD4, ADD8, ADD16 and ADD32 can operate on either, 2-, 4-, 8-, 16- and 32-bit unsigned binary numbers or 2-, 4-, 8-, 16- and 32-bit two's complement numbers respectively.

If the inputs are interpreted as unsigned binary, the result should be interpreted as unsigned binary and the CO output should be used.

If the inputs are interpreted as two's complement, the output should be interpreted as twos-complement and the OFL output should be used.

The CO output is used as a carry-out in both numbering formats when cascading.


#### **Overflow detection**

For unsigned binary operation, CO is used for overflow detection. CO goes High when the sum result (S) goes beyond the unsigned binary boundary. For example, if component ADD4 is used to add 8 (1000) and 9 (1001) together, the resulting sum will be 17 (1 0001), which is out of the 4-bit unsigned binary range, thus CO will be 1. OFL is ignored in unsigned binary operations.

The following shows the unsigned binary range for the different ADD types:

ADD Type	Numbering System	Number Range
ADD2	2-bit unsigned binary	0 to 3
ADD4	4-bit unsigned binary	0 to 15
ADD8	8-bit unsigned binary	0 to 255
ADD16	16-bit unsigned binary	0 to 65535
ADD32	32-bit unsigned binary	0 to
ADD32	52-bit unsigned binary	4294967295

For two's complement operation, OFL is used for overflow detection. When the sum result goes beyond the two's complement boundary, the OFL output goes High. For example, if component ADD4 is used to add 4 (0100) and 5 (0101) together, the resulting sum will be 9 (1001), which is out of the 4-bit twos-complement range because the binary value of 1001 is interpreted as -7 in the 4-bit twos-complement



ADD32B


system and thus OFL = 1. CO is ignored in two's complement operation.


The following shows the twos-complement range for the different ADD types:

ADD Type	Numbering System	Number Range
ADD2	2-bit twos-complement	-2 to +1
ADD4	4-bit twos-complement	-8 to + 7
ADD8	8-bit twos-complement	-128 to +127
ADD16	16-bit twos-complement	-32768 to +32767
40022	22 hit two complement	-2147483648 to
ADD32	32-bit twos-complement	+2147483647


#### "Carry-out" and Cascading

For cascading purposes, CO is used as a "carry-out" irrespective of the numbering format used. When cascading two or more adders together to create a larger component, the CO output from the upper level adder is connected to CI of the next level. OFL from the upper level is ignored, but the last OFL can still be used as overflows for two's complement operation. The following example demonstrates how to create an 8-bit adder from 2 ADD4 components:






ADD2S



## ADDF2, 4, 8, 16, 32

## **Cascadable Unsigned Binary Full Adder**




ADDF2B


ADDF2, ADDF4, ADDF8, ADDF16 and ADDF32 are, respectively 2-, 4-, 8-, 16- and 32- bit cascadable unsigned binary full adders.

ADDF2, ADDF4, ADDF8, ADDF16 and ADDF32 add two 2-, 4-, 8-, 16-, and 32-bit words (A, B) together respectively and a carry-in (CI) producing 2-, 4-, 8-, 16-, 32-bit binary sum output (S) and carry out (CO). All inputs and outputs of the adders are represented in unsigned binary format.


Larger binary adders can be created by connecting CO from the first adder to the CI of the next one.




ADDF4B




ADDF8B






ADDF16B


ADDF32B





ADDF4S

## ADDFR2, 4, 8, 16, 32 Cascadable Unsigned Binary Registered Full Adder




ADDFR2, ADDFR4, ADDFR8, ADDFR16 and ADDFR32 are, respectively 2-, 4-, 8-, 16- and 32- bit cascadable unsigned binary registered full adders.

ADDFR2, ADDFR4, ADDFR8, ADDFR16 and ADDFR32 add two 2-, 4-, 8-, 16-, and 32-bit words (A, B) together respectively and a carry-in (CI) on the rising-edge of clock input (C) producing 2-, 4-, 8-, 16-, 32-bit binary sum output (S) and carry out (CO). All inputs and outputs of the adders are represented in unsigned binary format.

ADDFR2B

Larger binary adders can be created by connecting CO from the first adder to the CI of the next one.



ADDFR2S


CO

ADDFR4S

CO

## ADDR1

# 1-Bit Cascadable Registered Full Adder




ADDR1 is a 1-Bit registered full adder. The device adds two 1-bit words (A0, B0) and a carry-in (CI) on the rising-edge of the clock input (C), producing a binary sum (S0) output and a carry-out (CO).

	Inputs				puts
С	CI	A0	B0	S0	СО
$\uparrow$	0	0	0	0	0
$\uparrow$	0	0	1	1	0
$\uparrow$	0	1	0	1	0
$\uparrow$	0	1	1	0	1
$\uparrow$	1	0	0	1	0
$\uparrow$	1	0	1	0	1
$\uparrow$	1	1	0	0	1
$\uparrow$	1	1	1	1	1

## ADDR2, 4, 8, 16, 32

# Cascadable Registered Full Adders with Signed and Unsigned Operations



ADDR2, ADDR4, ADDR8, ADDR16 and ADDR32 are, respectively 2-, 4-, 8-, 16and 32-Bit cascadable registered full adders with signed (twos-complement) and unsigned binary operations. These adders add two input words (A, B) and a carry-in (CI) on the rising-edge of the clock input (C) producing a sum output (S), which can be interpreted as either unsigned binary or two's complement format, and carry-out (CO) and overflow (OFL) outputs.

#### ADDR2B

> A[3..0]

TCO OFI

IC CI

S[3..0]

# Unsigned Binary and Two's complement (Signed Binary) operation

ADDR2, ADDR4, ADDR8, ADDR16 and ADDR32 can operate on either, 2-, 4-, 8-, 16- and 32-bit unsigned binary numbers or 2-, 4-, 8-, 16- and 32-bit two's complement numbers respectively.


If the inputs are interpreted as unsigned binary, the result should be interpreted as unsigned binary and the CO output should be used.

If the inputs are interpreted as two's complement, the output should be interpreted as twos-complement and the OFL output should be used.

The CO output is used as a carry-out in both numbering formats when cascading.



#### **Overflow detection**




ADDR8B

For unsigned binary operation, CO is used to determine. CO goes High when the sum result (S) goes beyond the unsigned binary boundary. For example, if component ADDR4 is used to add 8 (1000) and 9 (1001) together, the resulting sum will be 17 (1 0001), which is out of the 4-bit unsigned binary range, thus CO will be 1. OFL is ignored in unsigned binary operations.


The following shows the unsigned binary range for the different ADDR types:

ADDR Type	Numbering System	Number Range
ADDR2	2-bit unsigned binary	0 to 3
ADDR4	4-bit unsigned binary	0 to 15
ADDR8	8-bit unsigned binary	0 to 255
ADDR16	16-bit unsigned binary	0 to 65535
400222	22 bit uppigned bingry	0 to
ADDR32	32-bit unsigned binary	4294967295


For two's complement operation, OFL is used for overflow detection. When the sum result goes beyond the two's complement boundary, OFL goes High. For example, if component ADDR4 is used to add 4 (0100) and 5 (0101) together, the resulting sum




ADDR16B



ADDR32B








will be 9 (1001), which is out of the 4-bit twos-complement range because the binary value of 1001 is interpreted as -7 in the 4-bit twos-complement system and thus OFL = 1. CO is ignored in two's complement operation.

The following shows the twos-complement range for the different ADDR types:

ADDR Type	Numbering System	Number Range
ADDR2	2-bit twos-complement	-2 to +1
ADDR4	4-bit twos-complement	-8 to + 7
ADDR8	8-bit twos-complement	-128 to +127
ADDR16	16-bit twos-complement	-32768 to +32767
400022	22 hit two complement	-2147483648 to
ADDR32	32-bit twos-complement	+2147483647

#### "Carry-out" and Cascading


For cascading purposes, CO is used as a "carry-out" irrespective of the numbering format used. When cascading two or more adders together to create a larger component, the CO output from the upper level adder is connected to CI of the next level. OFL from the upper level is ignored, but the last OFL can still be used as overflows for two's complement operation. The following example demonstrates how to create an 8-bit adder from 2 ADDR4 components:



ADDR4S

## ADSU1

# 1-Bit Cascadable Full Adder/Subtracter




ADSU1 is a 1-Bit cascadable full adder/subtracter. It adds or subtracts two input bits (A0, B0) producing a result (S0) and a carry-out (CO).

When ADD is High, it operates as an adder. When ADD is Low, it operates as a subtracter. CI and CO are active High in add mode and active Low in subtract mode.


ADD = 1	ADD = 0
S0 = A0 + B0 + CI	S0 = A0 - B0 - CI
CI, CO active HIGH	CI, CO active LOW

## ADSU2, 4, 8, 16, 32


# Cascadable Full Adder/Subtracter with Signed and Unsigned Operations



ADSU2B



ADSU4B



ADSU8B

ADSU2, ADSU4, ADSU8, ADSU16 and ADSU32 are, respectively 2-, 4-, 8-, 16 and 32-Bit cascadable full adders and full subtracters with signed (twos-complement) and unsigned binary operations.

#### Add and Subtract Mode

When ADD = 1, two words (A and B) are added with a carry-in (CI), producing a sum output (S), carry-out (CO) and overflow (OFL). CI and CO are active-High in add mode.

When ADD = 0, B and CI are subtracted from A, producing a result (S), a borrow-out (CO) and an overflow (OFL). CI and CO are active-Low in subtract mode and act as Borrows.

OFL is active High in both add and subtract mode for overflow detection in two's complement numbering format.

ADD = 1	ADD = 0
S = A + B + CI	S = A - B - CI
CI, CO active HIGH	CI, CO active LOW
OFL acti	ve HIGH

#### Unsigned Binary and Two's complement (Signed Binary) operation

ADSU2, ADSU4, ADSU8, ADSU16 and ADSU32 can operate on either, 2-, 4-, 8-, 16- and 32-bit unsigned binary numbers or 2-, 4-, 8-, 16- and 32-bit two's complement numbers respectively.


If the inputs are interpreted as unsigned binary, the result should be interpreted as unsigned binary and the CO output should be used.


If the inputs are interpreted as two's complement, the output should be interpreted as twos-complement and the OFL output should be used.

The CO output is used as a carry-out in both numbering formats when cascading.


#### **Overflow detection**

In unsigned binary operation, CO is used to determine overflow. CO goes High when the sum result (S) goes beyond the unsigned binary boundary. For example, if component ADSU4 is used to add 8 (1000) and 9 (1001) together, the resulting sum will be 17 (1 0001), which is out of the 4-bit unsigned binary






ADSU32B



ADSU2S



range, thus CO will be 1. Again, CO is active High in add mode and active Low in subtract mode. Also OFL is ignored in unsigned binary operations.

ADSU Type **Numbering System** Number Range ADSU2 2-bit unsigned binary 0 to 3 ADSU4 4-bit unsigned binary 0 to 15 ADSU8 8-bit unsigned binary 0 to 255 ADSU16 16-bit unsigned binary 0 to 65535 0 to ADSU32 32-bit unsigned binary 4294967295

For two's complement operation, OFL is used as overflow detection. If an adding or subtraction operation result exceeds the Two's complement range, OFL output goes High. For example, if component ADSU4 is used to add 4 (0100) and 5 (0101) together, the resulting sum will be 9 (1001), which is out of the 4-bit twos-complement range because the binary value of 1001 is interpreted as -7 in the 4-bit twos-complement system and thus OFL = 1. OFL is active High in both add or subtract mode.


The twos-complement ranges of the available ADSU are:

The unsigned binary ranges of the available ADSU's are:

ADSU Type	Numbering System	Number Range
ADSU2	2-bit twos-complement	-2 to +1
ADSU4	4-bit twos-complement	-8 to + 7
ADSU8	8-bit twos-complement	-128 to +127
ADSU16	16-bit twos-complement	-32768 to +32767
ADSU32	32-bit twos-complement	-2147483648 to
		+2147483647


#### "Carry-out","Borrow-out" and Cascading

For cascading purposes, CO is used as a "carry-out" or "borrow-out" irrespective of the numbering format used. When cascading two or more ADSU's together to create a larger device; CO from the upper ADSU device is connected to CI of the next device. OFL from the upper level is ignored, but the last OFL can still be used as overflows for two's complement operation. The following example demonstrates how to create an 8-bit adder from 2 ADSU components:



## ADSUR1

# 1-Bit Cascadable Registered Full Adder/Subtracter




ADSUR1 is a 1-Bit cascadable registered full adder/subtracter. It adds or subtracts two input bits (A0, B0) with a carry-in (CI) during the Low-to-High clock (C) transition, producing a result (S0) and a carry-out (CO).

When ADD is High, it operates as an adder. When ADD is Low, it operates as a subtracter. CI and CO are active High in add mode and active Low in subtract mode.


ADD = 1	ADD = 0
S0 = A0 + B0 + CI	S0 = A0 - B0 - CI
CI, CO active HIGH	CI, CO active LOW

### ADSUR2, 4, 8, 16, 32


# Cascadable Registered Full Adder/Subtracter with Signed and Unsigned Operations



ADSUR2B



ADSUR4B



ADSUR8B

ADSUR2, ADSUR4, ADSUR8, ADSUR16 and ADD32 are, respectively 2-, 4-, 8-, 16 and 32-Bit cascadable registered full adders and full subtracters with signed (twos-complement) and unsigned binary operations.

### Add and Subtract Mode

This device is synchronous with clock input (C); calculation occurs during the Low-to-High clock transition.

When ADD = 1, two words (A and B) are added with a carry-in (CI), producing a sum output (S), carry-out (CO) and overflow (OFL). CI and CO are active-High in add mode.

When ADD = 0, B and CI are subtracted from A producing a result (S), borrow (CO) and overflow (OFL). CI and CO are active-Low in subtract mode and act as Borrows.

OFL is active High in both add and subtract mode for overflow detection in two's complement numbering format.

ADD = 1.	ADD = 0.
S = A + B + CI	S = A - B - CI
CI, CO active HIGH	CI, CO active LOW
OFL acti	ve HIGH

### Unsigned Binary and Two's complement (Signed Binary) operation

ADSUR2, ADSUR4, ADSUR8, ADSUR16 and ADD32 can operate on either, 2-, 4-, 8-, 16- and 32-bit unsigned binary numbers or 2-, 4-, 8-, 16- and 32-bit two's complement numbers respectively.


If the inputs are interpreted as unsigned binary, the result should be interpreted as unsigned binary and the CO output should be used.

If the inputs are interpreted as two's complement, the output should be interpreted as twos-complement and the OFL output should be used.


The CO output is used as a carry-out in both numbering formats when cascading.

### **Overflow detection**


In unsigned binary operation, CO is used to determine overflow. CO goes High when the sum result (S) goes beyond the unsigned binary boundary. For



ADSUR16B



ADSUR32B



ADSUR2S

example, if component ADSUR4 is used to add 8 (1000) and 9 (1001) together, the resulting sum will be 17 (1 0001), which is out of the 4-bit unsigned binary range, thus CO will be 1. Again, CO is active High in add mode and active Low in subtract mode. Also OFL is ignored in unsigned binary operations.

The unsigned binary ranges of the available ADSUR's are:

ADSUR Type	Numbering System	Number Range
ADSUR2	2-bit unsigned binary	0 to 3
ADSUR4	4-bit unsigned binary	0 to 15
ADSUR8	8-bit unsigned binary	0 to 255
ADSUR16	16-bit unsigned binary	0 to 65535
ADSUR32	32-bit unsigned binary	0 to 4294967295


For two's complement operation, OFL is used as overflow detection. If an adding or subtraction operation result exceeds the Two's complement range, OFL output goes High. For example, if component ADSUR4 is used to add 4 (0100) and 5 (0101) together, the resulting sum will be 9 (1001), which is out of the 4-bit twos-complement range because the binary value of 1001 is interpreted as -7 in the 4-bit twos-complement system and thus OFL = 1. OFL is active High in both add or subtract mode.

The twos-complement ranges of the available ADSUR are:

ADSUR Type	Numbering System	Number Range
ADSUR2	2-bit twos-complement	-2 to +1
ADSUR4	4-bit twos-complement	-8 to + 7
ADSUR8	8-bit twos-complement	-128 to +127
ADSUR16	16-bit twos-complement	-32768 to +32767
ADSUR32	22 hit twos complement	-2147483648 to
	32-bit twos-complement	+2147483647

### "Carry-out", "Borrow-out" and Cascading

For cascading purposes, CO is used as a "carry-out" or "borrow-out" irrespective of the numbering format used. When cascading two or more ADSUR's together to create a larger device; CO from the upper ADSUR device is connected to CI of the next device. OFL from the upper level is ignored, but the last OFL can still be used as overflows for two's complement operation. The following example demonstrates how to create an 8-bit adder from 2 ADSUR components:



### AND2 – 32

AND Gates





AND2DB



AND2N1B



AND2N2B





AND3DB



AND3N1B




AND3N2B



AND3N3B

AND Gates provide a variety of AND functions, ranging from 2 to 32 inverted or non-inverted Inputs with Single or Dual output.



*n* is input bit length, *n* = 2, 3, 4, 5, 6, 7, 8, 9, 12, 16, 32

	Inputs		Output		
10		I <i>n</i> -1	0		
1	1	1	1		
0	х	х	0		
х	0	х	0		
х	х	0	0		

### ANDnNm - Inverted input AND Gates

*n* is input bit length, *m* is number of inverted input.


 $n, m = 2, 3, 4, 5, m \le n$ .

		Inp	outs			Output
10		I <i>m-1</i>	l <i>m</i>		In-1	0
0	0	0	1	1	1	1
1	х	х	х	х	х	0
х	1	х	х	х	х	0
х	х	1	х	х	х	0
х	х	х	0	х	х	0
х	х	х	х	0	х	0
Х	х	х	х	х	0	0

### ANDnD - Dual Output AND Gates

*n* is input bit length, n = 2, 3, 4

	Inputs		Output				
10		I <i>n-1</i>	Y	YN			
1	1	1	1	0			
0	х	х	0	1			
х	0	х	0	1			
х	х	0	0	1			



->

->

AND4N1S



















AND32B



AND2S



AND3N3S



AND4N2S





AND5N1B



AND5N5B











AND3DS







AND4N3S

AND4DS

I[3..0]

AND4B

AND4N3B

AND5N2B

I[5..0]

AND6B

I[11..0]

AND12B

AND2N1S

AND3N1S

-0

->

->

->


->

->

10

I0

### CR0118 FPGA Generic Library Guide




AND16S

->

AND12S

# BRLSHFT4, 8, 16, 32 Barrel Shifter



### **BRLSHFT4 - 4-bit barrel shifters**

Rotate four inputs (I3 - I0) up to four places. The control inputs (S1 and S0) determine the number of positions, from one to four, that the data is rotated. The four outputs (O3 - O0) reflect the shifted data inputs.

### **BRLSHFT8 - 8-bit barrel shifters**

Rotate the eight inputs (I7 - I0) up to eight places. The control inputs (S2 - S0) determine the number of positions, from one to eight, that the data is rotated. The eight outputs (O7 - O0) reflect the shifted data inputs.

### BRLSHFT16 - 16-bit barrel shifters

Rotate the sixteen inputs (115 - 10) up to sixteen places. The control inputs (S3 - S0) determine the number of positions, from one to sixteen, that the data is rotated. The sixteen outputs (O15 - O0) reflect the shifted data inputs.

### BRLSHFT32 - 32-bit barrel shifters

Rotate the thirty-two inputs (I31 - I0) up to thirty-two places. The control inputs (S4 – S0) determine the number of positions, from one to thirty-two, that the data is rotated. The thirty-two outputs (O31 - O0) reflect the shifted data inputs.

**BRLSHFT4 - 4-bit barrel shifters** 

	Inp	uts	Outputs							
S	51	S0	O3	02	01	00				
	0	0	13	12	1	10				
	0	1	10	10 13 12		1				
	1	0	11	10	13	12				
	1	1	12	11	10	13				

### BRLSHFT8 - 8-bit barrel shifters

BRLSHFT8S

-⊳ S1 -⊳ S2

	Inputs	;				Out	puts			
S2	S1	S0	07	06	05	04	O3	02	01	00
0	0	0	17	16	15	14	13	12	1	10
0	0	1	10	17	16	15	14	13	12	1
0	1	0	11	10	17	16	15	14	13	12
0	1	1	12	1	10	17	16	15	14	13
1	0	0	13	12	1	10	17	16	15	14
1	0	1	14	13	12	11	10	17	16	15
1	1	0	15	14	13	12	1	10	17	16
1	1	1	16	15	14	13	12	11	10	17

BRLSHFT16 - 16-bit barrel shifters


	Inp	uts						Out	puts				
S3	S2	S1	S0	015	014	013		08	07		02	01	00
0	0	0	0	l15	114	113		18	17		12	1	10
0	0	0	1	10	115	114		19	18		13	12	1
0	0	1	0	11	10	115		110	19		14	13	12
0	0	1	1	12	11	10	;	111	110	:	15	14	13
0	1	0	0	13	12	1		112	111		16	15	14
0	1	0	1	14	13	12		113	112		17	16	15
0	1	1	0	15	14	13		114	113		18	17	16
0	1	1	1	16	15	14		l15	114		19	18	17
1	0	0	0	17	16	15		10	115		I10	19	18
1	0	0	1	18	17	16		1	10		111	I10	19
1	0	1	0	19	18	17		12	11		112	111	110
1	0	1	1	I10	19	18		13	12		113	112	111
1	1	0	0	111	I10	19		14	13		114	113	112
1	1	0	1	112	111	110		15	14		l15	114	113
1	1	1	0	113	112	111		16	15		10	I15	114
1	1	1	1	114	I13	112		17	16		11	10	115

BRLSHFT32 - 32-bit barrel shifters

		Inputs	;					Out	puts			
S4	S3	S2	S1	S0	031	O30	O29	 016	015	 02	01	<b>O0</b>
0	0	0	0	0	131	130	129	 116	I15	 12	1	10
0	0	0	0	1	10	131	130	 117	I16	 13	12	11
0	0	0	1	0	11	10	131	 118	117	 14	13	12
0	0	0	1	1	12	11	10	 119	118	 15	14	13
0	0	1	0	0	13	12	11	 120	119	 16	15	14
0	0	1	0	1	14	13	12	 121	120	 17	16	15
0	0	1	1	0	15	14	13	 122	121	 18	17	16
0	0	1	1	1	16	15	14	 123	122	 19	18	17
0	1	0	0	0	17	16	15	 124	123	 110	19	18
0	1	0	0	1	18	17	16	 125	124	 111	110	19
0	1	0	1	0	19	18	17	 126	125	 112	111	110
0	1	0	1	1	110	19	18	 127	126	 113	112	111
0	1	1	0	0	111	I10	19	 128	127	 114	113	112
0	1	1	0	1	112	111	110	 129	128	 I15	114	113
0	1	1	1	0	113	112	111	 130	129	 116	l15	114
0	1	1	1	1	114	113	112	 131	130	 117	116	115
1	0	0	0	0	115	114	113	 10	131	 l18	117	116
1	0	0	0	1	I16	I15	114	  1	10	 119	l18	117
1	0	0	1	0	117	116	115	 12	11	 120	119	118
1	0	0	1	1	118	117	116	 13	12	 121	120	119
1	0	1	0	0	119	l18	117	 14	13	 122	121	120
1	0	1	0	1	120	119	118	 15	14	 123	122	121
1	0	1	1	0	121	120	119	 16	15	 124	123	122
1	0	1	1	1	122	121	120	 17	16	 125	124	123
1	1	0	0	0	123	122	121	 18	17	 126	125	124
1	1	0	0	1	124	123	122	 19	18	 127	126	125
1	1	0	1	0	125	124	123	 l10	19	 128	127	126
1	1	0	1	1	126	125	124	 111	I10	 129	128	127
1	1	1	0	0	127	126	125	 l12	111	 130	129	128
1	1	1	0	1	128	127	126	 113	112	 131	130	129
1	1	1	1	0	129	128	127	 114	113	 10	131	130
1	1	1	1	1	130	129	128	 l15	114	 11	10	131

# BRLSHFTM4, 8, 16, 32

## Fill Mode Bi-Directional Barrel Shifter



BRLSHFTM4S

BRLSHFTM are 4, 8, 16 and 32 bit fill mode bi-directional barrel shifters. Direction and fill mode is chosen by using the shift mode (MODE) input.

When MODE input is set to "01", data from (I) input slice is shifted to the left (O) output slice controlled by select (S) inputs. The trailing output (O) slice is filled with 0.

When MODE input is set to "10", data from (I) input slice is shifted to the right (O) output slice controlled by select (S) inputs. The trailing output (O) slice is filled with 0.

When MODE input is set to "11", data from (I) input slice is shifted to the right (O) output slice controlled by select (S) inputs. The trailing output (O) slice is filled with 1.

The following truth table describes the behavior of 4-Bit fill mode bi-directional barrel shifter.

Functions			Inp	uts					Out	puts	
Functions	MODE	S1	S0	10	11	12	13	00	01	02	<b>O</b> 3
Shift Nothing	00	х	х	Х	х	Х	х	0	0	0	0
		0	0	а	b	С	d	а	b	С	d
Unsigned	01	0	1	а	b	С	d	b	С	d	0
Left Shift	01	1	0	а	b	С	d	С	d	0	0
		1	1	а	b	С	d	d	0	0	0
	10	0	0	а	b	С	d	а	b	С	d
Unsigned		0	1	а	b	С	d	0	а	b	С
Right Shift	10	1	0	а	b	С	d	0	0	а	b
		1	1	а	b	С	d	0	0	0	а
		0	0	а	b	С	d	а	b	С	d
Signed	11	0	1	а	b	С	d	1	а	b	С
Right Shift	11	1	0	а	b	С	d	1	1	а	b
		1	1	а	b	С	d	1	1	1	а

### BRLSHFTM4 - 4-bit Fill Mode Bi-Directional Barrel Shifter

->	10	00	
->	II	01	
->	I2	O2	$\geq$
->	13	O3	$\succ$
->	I4	O4	$\geq$
->	15	O5	$\geq$
->	I6	O6	>
->	17	O7	$\succ$
->	SO		
->	S1		
->	S2		
->	MODE0		
->	MODE1		
			]

BRLSHFTM8S

### **BUF – BUF32**

# **General Purpose (Non-Inverting) Buffer**



Single or multiple, general purpose, non-inverting buffer, where the output is always equal the input.

Outputs

...

...

. . .

. . .

...



2..0 BUF3B

BUF					
Input	Output				
	0				
1	1				
0	0				

Inputs

...

...

. . .

...

n = 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, 32



10

1

1

0

0



BUF5B

BUF6B



BUF7B



BUF12B



BUF3S



BUF16B

BUF8B



BUF4S

BUF9B



BUF32B





BUF6S



00

1

1

0

0

In-1

1

0

1

0



BUF10B

On-1

1

0

1


0







### CR0118 FPGA Generic Library Guide



### **BUFE – BUFE32**

### 3-State Buffers with Active High Enable



Single or multiple 3-state Buffers with common active High Enable (E). When E = 0, the output goes into the High-impendence (Z) state. When E = 1, output is same as the input.



BUFE					
Inp	Output				
E	I	0			
0	Х	Z			
1	1	1			
1	0	0			

**BUFE2 - 32** 

RIIEE



ΒL	JF	E4	В

BUFE5B

Inputs			Outputs			
E	10		In-1	<b>O</b> 0		On-1
0	Х		Х	Z		Z
1	1		1	1		1
1	1		0	1		0
1	0		1	0		1
1	0		0	0		0

n = 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, 32



BUFE6B



BUFE10B

BUFE7B

BUFE12B



BUFE8B

BUFE9B


BUFE16B

BUFE32B

Version (v2.204) Jul 17, 2008

BUFE3B

124



### **BUFT – BUFT32**

# **3-State Buffers with Active Low Enable**

BUFT

Т

1

0

0

**BUFT2-32** 



Single or multiple 3-state Buffers with active Low Enable (T). When T = 1, output goes into the High-impendence (Z) state. When T = 0, output is the same as the input.



BUFT2B



BUFT3B

BUFT4B



Т	10	 In-1	00	 On-1
1	Х	 Х	Z	 Z
0	1	 1	1	 1
0	1	 0	1	 0
0	0	 1	0	 1
0	0	 0	0	 0

n = 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, 32

Inputs

BUFT6B



BUFT10B

BUFT7B



BUFT12B



BUFT8B






BUFT9B

Outputs

BUFT16B

BUFT32B



х


1

0

Ζ

1

0



-

BUFT16S

-

BUFT12S

BUFT10S


-

-


BUFT32S

## CB2CE, CB4CE, CB8CE, CB16CE, CB32CE

# Cascadable Binary Counters with Clock Enable and Asynchronous Clear



CB4CEB



CB2CE, CB4CE, CB8CE, CB16CE and CB32CE are, respectively 2-, 4-, 8-,16-,32-Bit Cascadable Binary Counters with Clock Enable and Asynchronous Clear.

The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and all outputs go Low independent of the clock (C) transitions.

The Q outputs increment when clock enable (CE) is High during the Lowto-High clock transition. When CE is Low, clock transitions are ignored and outputs remain unchanged from the previous state.

The terminal count (TC) output is High when all Q outputs are High. The clock enable output (CEO) is High when TC and CE are both High.

Larger counters can be created by connecting the CEO output of the first stage to the CE input of the next stage and connecting C and CLR inputs in parallel. When cascading counters, use the CEO output if the counter uses the CE input; use the TC output if it does not.


Inputs				Outputs	
CLR	CE	С	Qz-Q0	TC	CEO
1	Х	Х	0	0	0
0	0	х	No Chg	No Chg	0
0	1	$\uparrow$	Inc	TC	CEO


z = 1 for CB2CE; z = 3 for CB4CE; z = 7 for CB8CE; z = 15 for CB16CE; z = 31 for CB32CE

 $TC = Qz \cdot Q(z-1) \cdot Q(z-2) \cdot ... \cdot Q0$ 

CEO = TC•CE

CB16CEB







CB16CES

# CB2CLE, CB4CLE, CB8CLE, CB16CLE, CB32CLE


# Loadable Cascadable Binary Counters with Clock Enable and Asynchronous Clear




CB2CLEB



CB4CLEB





CB16CLEB

CB2CLE, CB4CLE, CB8CLE, CB16CLE, CB32CLE are, respectively 2-, 4-, 8-, 16-, 32-Bit Loadable Cascadable Binary Counters with Clock Enable and Asynchronous Clear.

The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and all outputs go Low independent of the clock (C) transitions.

The data on the D input is loaded into the counter when the load enable input (L) is High during the Low-to-High clock transition, independent of the state of clock enable (CE).

The Q outputs increment when clock enable (CE) is High during the Low-to-High clock transition. When CE is Low, clock transitions are ignored and outputs remain unchanged from the previous state.

The terminal count (TC) output is High when all Q outputs are High. The clock enable output (CEO) is High when TC and CE are both High.


Larger counters can be created by connecting the CEO output of the first stage to the CE input of the next stage and connecting C, L and CLR inputs in parallel. When cascading counters, use the CEO output if the counter uses the CE input; use the TC output if it does not.

Inputs				Outputs			
CLR	L	CE	С	Dz – D0	Qz – Q0	TC	CEO
1	Х	Х	Х	Х	0	0	0
0	1	х	$\uparrow$	Dn	Dn	TC	CEO
0	0	0	х	х	No Chg	No Chg	0
0	0	1	$\uparrow$	х	Inc	TC	CEO

z= 1 for CB2CLE; z = 3 for CB4CLE; z = 7 for CB8CLE; z = 15 for CB16CLE; z = 31 for CB32CLE

 $TC = Qz \cdot Q(z-1) \cdot Q(z-2) \cdot ... \cdot Q0$ CEO = TC \CE

130




			_
->	D0	Q0	
->	D1	Q1	
->	D2	Q2	
->	D3	Q3	
->	D4	Q4	
->	D5	Q5	$\geq$
->	D6	Q6	
->	D7	Q7	$\geq$
->	D8	Q8	$\geq$
->	D9	Q9	
->	D10	Q10	$\geq$
->	D11	Q11	
->	D12	Q12	
->	D13	Q13	$\geq$
->	D14	Q14	
->	D15	Q15	$\geq$
->	L		
->	CE	CEO	$\geq$
->	> C	TC	
	C	LR	
		4	-


CB16CLES


### CB2CLED, CB4CLED, CB8CLED, CB16CLED, CB32CLED

### Loadable Cascadable Bidirectional Binary Counters with Clock Enable and Asynchronous Clear




CB2CLEDB









CB16CLEDB

CB2CLED, CB4CLED, CB8CLED, CB16CLED, CB32CLED are, respectively 2-, 4-, 8-, 16-, 32-Bit Loadable Cascadable Bidirectional Binary Counters with Clock Enable and Asynchronous Clear.

The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and all outputs go Low independent of the clock (C) transitions.

The data on the D input is loaded into the counter when the load enable input (L) is High during the Low-to-High clock transition, independent of the state of clock enable (CE).

The Q outputs decrement when CE is High and UP is Low during the Low-to-High clock transition. The Q outputs increment when CE and UP are both High. When CE is Low, clock transitions are ignored and outputs remain unchanged from the previous state.

For counting up, the terminal count (TC) output is High when all Q outputs are High. For counting down, the TC output is High when all Q outputs and UP are Low.

To cascade counters, the clock enable output (CEO) of each counter is connected to the CE pin of the next stage. The C, UP, L and CLR inputs are connected in parallel. The CEO output is High when TC and CE is High.


When cascading counters, use the CEO output if the counter uses the CE input; use the TC output if it does not.

	Inputs					Outputs		
CLR	L	CE	С	UP	Dz – D0	Qz – Q0	TC	CEO
1	х	х	х	х	х	0	0	0
0	1	х	$\uparrow$	х	Dn	Dn	TC	CEO
0	0	0	х	х	х	No Chg	No Chg	0
0	0	1	$\uparrow$	1	х	Inc	TC	CEO
0	0	1	$\uparrow$	0	х	Dec	TC	CEO

z = 1 for CB2CLED; z = 3 for CB4CLED; z = 7 for CB8CLED; z = 15 for CB16CLED; z = 31 for CB32CLED

TC = (Qz.Q(z-1)...Q0.UP) + (not(Qz).not(Q(z-1))...not(Q0.UP))

CEO = TC•CE




			_
->	D0	Q0	
->	D1	Q1	
->	D2	Q2	
->	D3	Q3	
->	D4	Q4	
->	D5	Q5	⊳_
->	D6	Q6	
->	D7	Q7	>
->	D8	Q8	>-
->	D9	Q9	$\geq$
->	D10	Q10	
->	D11	Q11	$\geq$
->	D12	Q12	
->	D13	Q13	>-
->	D14	Q14	>
->	D15	Q15	$\geq$
->	UP		
->	L		
->	CE	CEO	┝─
->	> C	TC	
	CI	R	
	l	Ŷ	-


CB16CLEDS

## CB2RE, CB4RE, CB8RE, CB16RE, CB32RE

# Cascadable Binary Counters with Clock Enable and Synchronous Reset



CB4REB



CB2RE, CB4RE, CB8RE, CB16RE, CB32RE are respectively 2-, 4-, 8-, 16-, 32-Bit Cascadable Binary Counters with Clock Enable and Synchronous Reset.

The synchronous reset (R) is the highest priority input. When R is High, all other inputs are ignored and all outputs go Low during the Low-to-High clock (C) transitions.

The Q outputs increment when clock enable (CE) is High during the Lowto-High clock transition. When CE is Low, clock transitions are ignored and outputs remain unchanged from the previous state.

The terminal count (TC) output is High when all Q outputs are High. The clock enable output (CEO) is High when TC and CE are both High.


Larger counters can be created by connecting the CEO output of the first stage to the CE input of the next stage and connecting C and CLR inputs in parallel. When cascading counters, use the CEO output if the counter uses the CE input; use the TC output if it does not.

Inputs			Outputs		
R	CE	С	Qz – Q0	ТС	CEO
1	Х	$\uparrow$	0	0	0
0	0	х	No Chg	No Chg	0
0	1	$\uparrow$	Inc	TC	CEO


z = 1 for CB2RE; z = 3 for CB4RE; z = 7 for CB8RE; z = 15 for CB16RE; z = 31 for CB32RE


 $TC = Qz \cdot Q(z-1) \cdot Q(z-2) \cdot ... \cdot Q0)$ 

CEO = TC•CE



CB16REB







CB16RES

### CB2RLE, CB4RLE, CB8RLE, CB16RLE, CB32RLE


# Loadable Cascadable Binary Counters with Clock Enable and Synchronous Reset




CB2RLEB



CB4RLEB





CB16RLEB

CB2RLE, CB4RLE, CB8RLE, CB16RLE, CB32RLE are respectively 2-. 4-. 8-, 16- and 32-Bit Loadable Cascadable Binary Counters with Clock Enable and Synchronous Reset.

The synchronous reset (R) is the highest priority input. When R is High, all other inputs are ignored and all outputs go Low during the Low-to-High clock (C) transition.

The data on the D input is loaded into the counter when the load enable input (L) is High during the Low-to-High clock transition, independent of the state of clock enable (CE).

The Q outputs increment when clock enable (CE) is High during the Low-to-High clock transition. When CE is Low, clock transitions are ignored and outputs remain unchanged from the previous state.

The terminal count (TC) output is High when all Q outputs are High. The clock enable output (CEO) is High when TC and CE are both High.


Larger counters can be created by connecting the CEO output of the first stage to the CE input of the next stage and connecting C, L and CLR inputs in parallel. When cascading counters, use the CEO output if the counter uses the CE input; use the TC output if it does not.

Inputs					Outputs			
R	L	CE	С	Dz – D0	Qz – Q0	TC	CEO	
1	Х	Х	$\uparrow$	Х	0	0	0	
0	1	х	$\uparrow$	Dn	Dn	TC	CEO	
0	0	0	х	х	No Chg	No Chg	0	
0	0	1	$\uparrow$	х	Inc	TC	CEO	

z = 1 for CB2RLE; z = 3 for CB4RLE; z = 7 for CB8RLE; z = 15 for CB16RLE; z = 31 for CB32RLE

 $TC = Qz \cdot Q(z-1) \cdot Q(z-2) \cdot ... \cdot Q0$ CEO = TC \centering CE

136




			_
-	D0	Q0	
->	D1	Õ1	$\geq$
->	D2	Q2	$\geq$
->	D3	Q3	$\geq$
->	D4	Q4	>
->	D5	Q5	$\geq$
->	D6	Q6	$\geq$
->	D7	Q7	$\geq$
->	D8	Q8	$\geq$
->	D9	Q9	$\geq$
->	D10	Q10	$\geq$
->	D11	Q11	$\geq$
->	D12	Q12	$\geq$
->	D13	Q13	$\geq$
->	D14	Q14	$\geq$
->	D15	Q15	$\geq$
->	L		
->	CE	CEO	$\geq$
->	> C	TC	$\geq$
		R	
		4	-

CB16RLES

### CD4CE

### **Cascadable BCD Counter with Clock Enable and Asynchronous** Clear



CD4CEB

CLR

4

CD4CES

-> CE

 $\rightarrow$  C

Q0 Q1

Ò2

**O**3

CEO

TC

CD4CE is a cascadable binary-coded-decimal (BCD) counter with clock enable and asynchronous clear.

The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and all outputs go Low independent of the clock (C) transitions.

The Q outputs increment when clock enable (CE) is High during the Low-to-High clock transition. When CE is Low, clock transitions are ignored and outputs remain unchanged from the previous state.

The terminal count (TC) output is High when Q3 and Q0 are High and Q2 and Q1 are Low. The clock enable output (CEO) is High when TC and CE are both High.


Larger counters can be created by connecting the CEO output of the first stage to the CE input of the next stage and connecting C and CLR inputs in parallel. When cascading counters, use the CEO output if the counter uses the CE input; use the TC output if it does not.

As it is a BCD counter, it counts from decimal 0 to 9 usually, if there is an illegal count (ie. 10, 11, 12, 13, 14, 15) happen, it returns to 0 immediately in the next count, eg. 11 -> 0.

	Inputs		Outputs						
CLR	CE	С	Q3	Q2	Q1	Q0	TC	CEO	
1	Х	Х	0	0	0	0	0	0	
0	1	$\uparrow$	Inc	Inc	Inc	Inc	TC	CEO	
0	0	х	No Chg	No Chg	No Chg	No Chg	TC	0	
0	1	х	1	0	0	1	1	1	


 $TC = Q3 \cdot !Q2 \cdot !Q1 \cdot Q0$ 

 $CFO = TC \cdot CF$ 



### CD4CLE

# Loadable Cascadable BCD Counter with Clock Enable and Asynchronous Clear



CEO

CLR

4

CD4CLES

TC

-> L

-> CE

--> C

CD4CLE is a loadable, cascadable binary-coded-decimal (BCD) counter with clock enable and asynchronous Clear.

The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and all outputs go Low independent of the clock (C) transitions.

The data on the D input is loaded into the counter when the load enable input (L) is High during the Low-to-High clock transition, independent of the state of clock enable (CE).

The Q outputs increment when clock enable (CE) is High during the Low-to-High clock transition. When CE is Low, clock transitions are ignored and outputs remain unchanged from the previous state.

The terminal count (TC) output is High when Q3 and Q0 are High and Q2 and Q1 are Low. The clock enable output (CEO) is High when TC and CE are both High.

Larger counters can be created by connecting the CEO output of the first stage to the CE input of the next stage and connecting C, L and CLR inputs in parallel. When cascading counters, use the CEO output if the counter uses the CE input; use the TC output if it does not.


As it is a BCD counter, it counts from decimal 0 to 9 usually, if there is an illegal count (ie. 10, 11, 12, 13, 14, 15) happen, it returns to 0 immediately in the next count, eg.  $11 \rightarrow 0$ .

	Inputs					Inputs Outputs					
CLR	L	CE	D3 – D0	С	Q3	Q2	Q1	Q0	TC	CEO	
1	х	х	Х	Х	0	0	0	0	0	0	
0	1	х	D3 – D0	$\uparrow$	D3	D2	D1	D0	TC	CEO	
0	0	1	х	$\uparrow$	Inc	Inc	Inc	Inc	TC	CEO	
0	0	0	х	х	No Chg	No Chg	No Chg	No Chg	TC	0	
0	0	1	х	х	1	0	0	1	1	1	

TC = Q3•!Q2•!Q1•Q0

### CD4RE

### **Cascadable BCD Counter with Clock Enable and Synchronous** Reset



CD4REB

-> CE

 $\rightarrow$  C

Q0 Q1

Ò2

Õ3

CEO

R

4

CD4RES

TC

CD4RE is a cascadable binary-coded-decimal (BCD) counter with clock enable and synchronous reset.

The synchronous reset (R) is the highest priority input. When R is High, all other inputs are ignored and all outputs go Low during the Low-to-High clock (C) transitions.

The Q outputs increment when clock enable (CE) is High during the Low-to-High clock transition. When CE is Low, clock transitions are ignored and outputs remain unchanged from the previous state.

The terminal count (TC) output is High when Q3 and Q0 are High and Q2 and Q1 are Low. The clock enable output (CEO) is High when TC and CE are both High.


Larger counters can be created by connecting the CEO output of the first stage to the CE input of the next stage and connecting C and CLR inputs in parallel. When cascading counters, use the CEO output if the counter uses the CE input; use the TC output if it does not.

As it is a BCD counter, it counts from decimal 0 to 9 usually, if there is an illegal count (ie. 10, 11, 12, 13, 14, 15) happen, it returns to 0 immediately in the next count, eg. 11 -> 0.

	Inputs		Outputs						
R	CE	С	Q3	Q2	Q1	Q0	TC	CEO	
1	Х	$\uparrow$	0	0	0	0	0	0	
0	1	$\uparrow$	Inc	Inc	Inc	Inc	TC	CEO	
0	0	х	No Chg	No Chg	No Chg	No Chg	TC	0	
0	1	х	1	0	0	1	1	1	


 $TC = Q3 \cdot !Q2 \cdot !Q1 \cdot Q0$ 

 $CFO = TC \cdot CF$ 



### CD4RLE


# Loadable Cascadable BCD Counter with Clock Enable and Synchronous Reset



CD4RLE is a loadable cascadable binary-coded-decimal (BCD) counter with clock enable and synchronous reset

The synchronous reset (R) is the highest priority input. When R is High, all other inputs are ignored and all outputs go Low during the Low-to-High clock (C) transition.

CD4RLEB



CD4RLES

transition. The data on the D input is loaded into the counter when the load enable input (L) is High during the Low-to-High clock transition, independent of the state of clock enable (CE).

The Q outputs increment when clock enable (CE) is High during the Low-to-High clock transition. When CE is Low, clock transitions are ignored and outputs remain unchanged from the previous state.

The terminal count (TC) output is High when Q3 and Q0 are High and Q2 and Q1 are Low. The clock enable output (CEO) is High when TC and CE are both High.

Larger counters can be created by connecting the CEO output of the first stage to the CE input of the next stage and connecting C, L and CLR inputs in parallel. When cascading counters, use the CEO output if the counter uses the CE input; use the TC output if it does not.

As it is a BCD counter, it counts from decimal 0 to 9 usually, if there is an illegal count (ie. 10, 11, 12, 13, 14, 15) happen, it returns to 0 immediately in the next count, eg.  $11 \rightarrow 0$ .

	Inputs					Outputs				
R	L	CE	D3 – D0	С	Q3	Q2	Q1	Q0	TC	CEO
1	х	х	х	$\uparrow$	0	0	0	0	0	0
0	1	х	D3 – D0	$\uparrow$	D3	D	D	D0	TC	CEO
0	0	1	х	$\uparrow$	Inc	Inc	Inc	Inc	TC	CEO
0	0	0	х	х	No Chg	No Chg	No Chg	No Chg	TC	0
0	0	1	х	х	1	0	0	1	1	1

TC = Q3•!Q2•!Q1•Q0

CEO = TC•CE

### CDIV2 - 256

## **Clock Dividers**

CDIV2

CDIV3


CDIV4





The CDIVn components are clock pulse dividers that can divide the clock cycle to produce the fixed value n pulse. The divide-by n values available are 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, 20, 24, 32, 64, 128 and 256. The duty cycle of the output (CLKDV) clock is 1/n.

The waveform below shows the CDIV4 component where the incoming clock (CLKIN) is divided by 4, therefore the outgoing clock is 4 clock cycles slower than the incoming clock with duty cycle of 25%.





CDIV7

/12

CDIV12

/ 32

CDIV32

CDIV8

/8

/16 CDIV16

/ 64 ιп

CDIV64

/9

CDIV9

CDIV20

/ 10 CDIV10

/ 24

CDIV24

/ 128 Ľ

/ 20

CDIV128


/ 256 ٦п

CDIV256

142

### CDIV2DC50 - CDIV256DC50

# **Clock Dividers with 50% Duty Cycle Output**



CDIV32DC50

/ 16 CDIV16DC50

CDIV64DC50

**—** 1

/ 64

/ 20


1

CDIV20DC50

128 ъ с

CDIV128DC50

CDIV10DC50




CDIV24DC50



CDIV256DC50

# CDIVN\_8, CDIVN\_16, CDIVN\_32

**Programmable Clock Divider** 





CDIVN\_16

CDIVN\_32

These are programmable clock dividers that can divide the incoming clock by userprogrammed value present at the control input (CNTL). The bus length of the control input (CNTL) is available in 8-, 16- and 32-bit for CDIVN\_8, CDIVN\_16, and CDIVN 32 components respectively.

When devisor (CNTL) input is set to 0 the output (CLKDV) takes precedence over the internal counter output and becomes equal to the clock input (CLKIN). When Load input is High internal counter can be forced to load. When Load input is Low and a change in CNTL input occurs, a delay due to last value in the internal counter can be expected.

The clock output (CLKDV) duty cycle is 1/n where n is the devisor value from the control (CNTL) input.

The following waveform shows the expected behavior using the Load inputs:

-CLKIN	0	
-CLKDV	0	
⊡-CNTL	00000	X00000004 X000000A X00000014
-LOAD	0	


Expected output when Load is set to High and used to force the counter with new CNTL input.

-CLKIN	1				
-CLKDV	0				
⊞-CNTL	00000	X00000014	X0000004	X000000A	X0000(
-LOAD	0				
			<—Delay→		

Expected output when Load is held Low and new CNTL input is loaded. A delay due to the internal counter can be expected between the next CLKDV output transitions.

## CJ2CE, CJ4CE, CJ5CE, CJ8CE, CJ16CE, CJ32CE

#### Johnson Counters with Clock Enable and Asynchronous Clear



CJ2CE, CJ4CE, CJ5CE, CJ8CE, CJ16CE, and CJ32CE are, respectively 2-, 4-, 5-, 8-, 16-, and 32-Bit Johnson/ shift counters with clock enable and asynchronous clear.

The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and all outputs go Low independent of the clock (C) transitions.

The counter increments when clock enable (CE) input is High during the Lowto-High clock transition. When CE is Low, clock transitions are ignored and outputs remain unchanged from the previous state.


When the Johnson/shift counter increment, the output data is shifted along one place, i.e. from Q0 to Q1, Q1 to Q2 and so forth.


	Inputs		Outputs						
CLR	CE	С	Q0	Q1		Qz-1	Qz		
1	Х	Х	0	0	0	0	0		
0	0	х	No Chg	No Chg	No Chg	No Chg	No Chg		
0	1	$\uparrow$	qz	0p		qz-2	qz-1		

q = state of referenced output one setup time prior to active clock transition

z = 1 for CJ2CE; z = 3 for CJ4CE; z = 4 for CJ5CE; z = 7 for CJ8CE; z = 15 for CJ16CE; z = 31 for CJ32CE


CJ8CEB





## CJ2RE, CJ4RE, CJ5RE, CJ8RE, CJ16RE, CJ32RE

#### Johnson Counters with Clock Enable and Synchronous Reset



CJ2RE, CJ4RE, CJ5RE, CJ8RE, CJ16RE, CJ32RE are, respectively 2-, 4-, 5-, 8-, 16-, 32-Bit Johnson/ shift counters with clock enable and synchronous reset.

The synchronous clear (R) is the highest priority input. When R is High, all other inputs are ignored and all outputs go Low during the Low-to-High clock (C) transitions.


The counter increments when the clock enable input (CE) is High during the Low-to-High clock transition. When CE is Low, clock transitions are ignored and the outputs remain unchanged from the previous state.


When the Johnson/shift counter increment, the output data is shifted along one place, i.e. from Q0 to Q1, Q1 to Q2 and so forth.


	Inputs		Outputs							
R	CE	С	Q0	Q1		Qz-1	Qz			
1	Х	1	0	0	0	0	0			
0	0	х	No Chg	No Chg	No Chg	No Chg	No Chg			
0	1	$\uparrow$	qz	0p		qz-2	qz-1			


q = state of referenced output one setup time prior to active clock transition

z = 1 for CJ2RE; z = 3 for CJ4RE; z = 4 for CJ5RE; z = 7 for CJ8RE; z = 15 for CJ16RE: z = 31 for CJ32RE










### CLKMAN\_1, 2, 3, 4 *n* Operational Output Digital Clock Manager



CLKMAN\_1, CLKMAN\_2, CLKMAN\_3 and CLKMAN\_4 are single, dual and multiple operational generic digital clock managers. These components provide a means to generate a wide variety of clocks depending on the users need at design time. CLKO is the exact same period as the input clock CLK however it is synchronized by the clock manager. The clock output (CLKA, CLKB, CLKC, and CLKD) of these components provides functions such as divide, multiply and phase shift of clock input CLKI. These outputs are also synchronized relative to the CLKO pin which serves as a reference clock for these outputs.

The CLKMAN\_n components are automatically linked with the Altium core generator engine. Once an FPGA design containing this component is synthesized, the FPGA device clock manager or phase lock loop type primitives are automatically inferred in the design output before place and route occurs.

The number of CLKMAN\_n components used per FPGA design is determined by the number of clock manager primitives allowed by the particular FPGA. Please refer to the FPGA device vendor's data sheet for the number of actual inferred primitive (see table below) supported.

The following table lists the supported FPGA devices and its primitive inferred.

FPGA Vendor	Device	Inferred Primitive
	Spartan-II	CLKDLL
	Virtex	CLKDLL
	Spartan-IIE	CLKDLLE
	Virtex-E	CLKDLLE
Xilinx	Virtex-II	DCM
	Virtex-II Pro	DCM
	Spartan3	DCM
	Spartan3E	DCM
	Virtex-4	DCM
	Cyclone	ALTPLL
	Cyclone2	ALTPLL
Altera	Stratix	ALTPLL
	StratixII	ALTPLL
	StratixGX	ALTPLL

FPGA Vendor	Device	Inferred Primitive
Actel	ProAsic Plus	PLLCORE
Lattice	EC	EHXPLLB
	ECP	EHXPLLB

The desired clock output operation derived from the clock input is achieved by using the following configurable parameters found on the components properties:

**CLK\_FREQ\_MHZ** – This specifies the clock input (CLK) frequency. The default value is set to 50 MHz. The frequency range is dependent on the FPGA device and its speed grade. This parameter is essential for Altera but not used for Xilinx clock managers.

**CLK***n***OPERATION** – Where *n* represents A, B, C and D output ports. The parameter defines the desired operation of CLK*n* output. The default operation is set to phase shift with angles set to 90°,  $180^{\circ}$  and  $270^{\circ}$ .

#### **Phase Shifting Operation**

Phase shift operation is performed by setting the relevant operational output port's CLKn\_Operation parameter value to >> <phase\_shift>. Where phase\_shift is the actual value in degrees this clock needs to be phase shifted compared to the reference clock CLKO. The set of allowable values here depend on the particular device.


#### **Divide operation**

Divide operation is performed by setting the relevant operational output port's CLKn\_Operation parameter value to **/<divison\_number>**. Where division\_number is the value CLKn is divided by compared to the reference clock CLKO. The set of values permitted depends on the particular device.

#### **Multiply Operation**


Multiply operation is performed by setting the relevant operational output ports CLKn\_Operation parameter value to **x<multiply\_number>**. Where multiply\_number is the number of times this clock is multiplied by when compared to the reference clock.


## COMP2 – COMP32 Identity Comparator



COMP2, COMP3, COMP4, COMP5, COMP6, COMP7, COMP8, COMP9, COMP10, COMP12, COMP16 and COMP32 are, respectively, 2-, 3-, 4-, 5-, 6-, 7-, 8-, 9-, 10-, 12-, 16- and 32-bit identity comparators. The equal output (EQ) of the identity comparator is High when the two words An – A0 and Bn – B0 are equal. When any two of the corresponding bits from each word are not the same, the EQ output is Low.

	Inp	outs		Outputs
An, Bn		A1, B1	A0, B0	EQ
An ≠ Bn		A1 ≠ B1	A0 ≠ B0	0
An ≠ Bn		A1 ≠ B1	A0 = B0	0
An ≠ Bn		A1 = B1	A0 = B0	0
An = Bn		A1 = B1	A0 = B0	1





#### COMPM2 – COMPM32

#### **Magnitude Comparator**

A[7..0]

B[7..0]

A[15..0]

B[15..0]

COMPM8B


COMPM16B

GT

LT

GT

LT



A[11..0] B[11..0] LT

GT


COMPM12B

COMPM2, COMPM3, COMPM4, COMPM5, COMPM6, COMPM7, COMPM8, COMPM9, COMPM10, COMPM12, COMPM16, and COMPM32 are, respectively, 2-, 3-, 4-, 5-, 6-, 7-, 8-, 9-, 10-, 12-, 16- and 32-bit magnitude comparators that compare two positive binary-weighted words. The greater-than output (GT) is High when A>B, and the less-than output (LT) is High when A<B. When the two words are equal, both GT and LT are Low. Equality can be measured with this macro by comparing both outputs with a NOR gate.

	Inp	Outputs			
An, Bn		A1, B1	A0, B0	GT	LT
An>Bn		Х	Х		
An =Bn		A1>B1	Х	1	0
An =Bn		A1=B1	A0>B0		
An <bn< td=""><td></td><td>Х</td><td>Х</td><td></td><td></td></bn<>		Х	Х		
An =Bn		A1 <b1< td=""><td>Х</td><td>0</td><td>1</td></b1<>	Х	0	1
An =Bn		A1=B1	A0 <b0< td=""><td></td><td></td></b0<>		
An=Bn		A1=B1	A0=B0	0	0

A[8..0]

B[8..0]



GT

LT

COMPM32B


COMPM10B


GT


LT

A[9..0]

B[9..0]








## CR2CE, CR4CE, CR8CE, CR16CE, CR32CE

# Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear



CR4CEB

Q[7..0]

CE

C CLR


CR2CE, CR4CE, CR8CE, CR16CE, CR32CE are respectively 2-, 4-, 8-, 16-, 32-bit negative-edge binary ripple counters with clock enable and asynchronous clear.


The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and all outputs go to Low independent of the clock (C) transitions.

The counter increments when clock enable input (CE) is High during the High-to-Low clock transition. When CE is Low, clock transitions are ignored and the outputs remain in the same state as the previous clock cycle.


	Inputs	Outputs	
CLR	CE	С	Qz – Q0
1	Х	х	0
0	0	х	No Chg
0	1	$\rightarrow$	Inc

z=1 for CR2CE; Z=3 for CR4CE; z = 7 for CR8CE; z = 15 for CR16CE; z = 31 for CR32CE.





## D2\_4, D3\_8, D4\_16, D5\_32 *m*- to *n*-Line Decoder



D2 4, D3 8, D4 16 and D5 32 are respectively 2- to 4-Line, 3- to 8-Line, 4- to 16-Line, and 5- to 32-Line Decoders that select one active-High output (Dn - D0) based on the value of the binary address (An - A0) input. The non-selected outputs are Low.


Decimal value		Inp	uts				Out	puts		
of Input A	Am		A1	A0	Dn		D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	1	0	0	0	0	1	0
2	0	0	1	0	0	0	0	1	0	0
3	0	0	1	1	0	0	1	0	0	0
n	1	1	1	1	1	0	0	0	0	0


m = 1, n = 3 for D2 4

m = 2, n = 7 for D3 8

m = 3, n = 15 for D4 16


m = 4, n = 31 for D5 32





## D2\_4E, D3\_8E, D4\_16E, D5\_32E


m- to n-Line Decoder with Enable



D2\_4E, D3\_8E, D4\_16E and D5\_32E are respectively 2-to 4-Line, 3-to 8-Line, 4-to 16-Line and 5-to 32-Line Decoders. When the enable (E) input is High, one of the active-High outputs (Dn – D0) is selected based on the value of the binary address (An – A0) input. The non-selected outputs are Low. Also, when the E input is Low, all outputs are Low.


Decimal value		Inputs					Outputs				
of Input A	Е	Am	•••	A1	A0	Dn		D3	D2	D1	D0
Х	0	Х	Х	Х	Х	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	1
1	1	0	0	0	1	0	0	0	0	1	0
2	1	0	0	1	0	0	0	0	1	0	0
3	1	0	0	1	1	0	0	1	0	0	0
	1										
n	1	1	1	1	1	1	0	0	0	0	0

m = 1, n = 3 for D2\_4E m = 2, n = 7 for D3\_8E m = 3, n = 15 for D4\_16E m = 4, n = 31 for D5\_32E



## D4\_10


## **BCD-to-Decimal Decoder/Driver**




D4\_10 is an inverted one-hot decoder. It decodes valid BCD input logic ensuring that all outputs remain off for all invalid binary input conditions. The BCD logic is connected to inputs D[3..0], with the resulting inverted one-hot decoded logic appearing on outputs Y[9..0].

	Inp	uts						Out	puts				
D3	D2	D1	D0	Y9	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0
0	0	0	0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	0	0	0	0	0	0	0	0	1	0
0	0	1	0	0	0	0	0	0	0	0	1	0	0
0	0	1	1	0	0	0	0	0	0	1	0	0	0
0	1	0	0	0	0	0	0	0	1	0	0	0	0
0	1	0	1	0	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	0	1	0	0	0	0	0	0
0	1	1	1	0	0	1	0	0	0	0	0	0	0
1	0	0	0	0	1	0	0	0	0	0	0	0	0
1	0	0	1	1	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0
1	1	Х	Х	0	0	0	0	0	0	0	0	0	0

# D4\_10E BCD-to-Decimal Decoder/Driver with Enable



D4\_10E is an inverted one-hot decoder. When the Enable input is High, the device decodes valid BCD input logic ensuring that all outputs remain off for all invalid binary input conditions. The BCD logic is connected to inputs A[3..0], with the resulting inverted one-hot decoded logic appearing on outputs D[9..0].



		Inputs	\$						Out	puts				
Е	D3	D2	D1	D0	Y9	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0
0	Х	Х	Х	Х	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	1	0	0	0	0	0	0	0	0	1	0
1	0	0	1	0	0	0	0	0	0	0	0	1	0	0
1	0	0	1	1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	0	0	1	0	0	0	0
1	0	1	0	1	0	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	0	1	0	0	0	0	0	0
1	0	1	1	1	0	0	1	0	0	0	0	0	0	0
1	1	0	0	0	0	1	0	0	0	0	0	0	0	0
1	1	0	0	1	1	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0
1	1	0	1	1	0	0	0	0	0	0	0	0	0	0
1	1	1	Х	х	0	0	0	0	0	0	0	0	0	0

## D7SEG

# 7-Segment Display Decoder for Common-Cathode LED

D	[30]	Y[6	0] 🗲
	D7S	EGB	
		Y0	>
->	D0	Y1	$\geq$
->	D1	Y2	⊳_
->	D2	Y3	$\geq$
->	D3	Y4	⊳_
		Y5	$\geq$

D7SEGS


Y6 >

D7SEG decodes a 4-bit binary-coded-decimal (BCD) input for 7-Segment Common-Cathode LED Display. Outputs of D7SEG are Active High.

	Inp	uts				C	Output	s		
D3	D2	D1	D0	YN6	YN5	YN4	YN3	YN2	YN1	YN0
0	0	0	0	0	1	1	1	1	1	1
0	0	0	1	0	0	0	0	1	1	0
0	0	1	0	1	0	1	1	0	1	1
0	0	1	1	1	0	0	1	1	1	1
0	1	0	0	1	1	0	0	1	1	0
0	1	0	1	1	1	0	1	1	0	1
0	1	1	0	1	1	1	1	1	0	0
0	1	1	1	0	0	0	0	1	1	1
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	0	0	1	1	1
1	0	1	0	1	1	1	0	1	1	1
1	0	1	1	1	1	1	1	1	0	0
1	1	0	0	0	1	1	1	0	0	1
1	1	0	1	1	0	1	1	1	1	0
1	1	1	0	1	1	1	1	0	0	1
1	1	1	0	1	1	1	0	0	0	1

## **D7SEGN**

## 7-Segment Display Decoder for Common-Anode LED




D7SEGNS

D7SEGN decodes a 4-bit binary-coded-decimal (BCD) input for 7-Segment Common-Anode LED Display. Outputs of D7SEGN are Active Low.

	Inp	uts				C	output	s		
D3	D2	D1	D0	Y6	Y5	Y4	Y3	Y2	Y1	Y0
0	0	0	0	1	0	0	0	0	0	0
0	0	0	1	1	1	1	1	0	0	1
0	0	1	0	0	1	0	0	1	0	0
0	0	1	1	0	1	1	0	0	0	0
0	1	0	0	0	0	1	1	0	0	1
0	1	0	1	0	0	1	0	0	1	0
0	1	1	0	0	0	0	0	0	1	1
0	1	1	1	1	1	1	1	0	0	0
1	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	1	1	0	0	0
1	0	1	0	0	0	0	1	0	0	0
1	0	1	1	0	0	0	0	0	1	1
1	1	0	0	1	0	0	0	1	1	0
1	1	0	1	0	1	0	0	0	0	1
1	1	1	0	0	0	0	0	1	1	0
1	1	1	0	0	0	0	1	1	1	0

## E4\_2, E8\_3, E16\_4, E32\_5

#### *m*-Line to *n*-Line Priority Encoder



E4\_2, E8\_3, E16\_4 and E32\_5 are respectively 4-to 2-Line, 8-to 3-Line, 16-to 4-Line and 32-to 5-Line Priority Encoders. It accepts data from D0 - D*m* inputs and provides binary representation on the outputs A0 - A*n*. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output. Input lines D3, D7, D15, D31 are the highest priority in each of the types of the encoders.

When all data inputs are Low or the lowest priority line (D0) is High and all other inputs are Low, all outputs (A0, A1, A2, An) are forced to Low state.

		Inp	uts				Out	puts	Decimal value	
Dn		D3	D2	D1	D0	Am		A1	A0	of Output A
0	0	0	0	0	1/0	0	0	0	0	0
0	0	0	0	1	х	0	0	0	1	1
0	0	0	1	х	х	0	0	1	0	2
0	0	1	Х	х	х	0	0	1	1	3
1	х	х	х	х	х	1	1	1	1	n

n = 3, m = 1 for E4\_2E

n = 7, m = 2 for E8\_3E

n = 15, m = 3 for E16\_4E

n = 31, m = 4 for E32\_5E




			-
->	D0		
->	D1		
->	D2		
->	D3		
->	D4		
->	D5		
->	D6	A0	>
->	D7	Al	>
->	D8	A2	
->	D9	A3	
->	D10		
->	D11		
->	D12		
->	D13		
->	D14		
->	D15		

E16\_4S

## E4\_2E, E8\_3E, E16\_4E, E32\_5E

#### m-Line to n-Line Priority Encoder with Enable



E4\_2, E8\_3, E16\_4 and E32\_5E are respectively 4-to 2-Line, 8-to 3-Line, 16-to 4-Line and 32-to 5-Line Priority Encoders with Enable. It accepts data from D0 - D*m* inputs and provides binary representation on the outputs A0 - A*n* when enable (E) is High. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output. Input lines D3, D7, D15, D31 are the highest priority in each of the types of the encoders.

When all data inputs are Low or the lowest priority line (D0) is High and all other inputs are Low, and enable (E) is High all outputs (A0, A1, A2, An) are forced to Low state. When enable (E) is Low all data inputs as overridden and outputs (A0, A1, A2, An) are forced to Low state.

			Inputs	;			Outputs				Decimal value
Е	Dn		D3	D2	D1	D0	Am		A1	A0	of Output A
0	Х	Х	Х	Х	х	х	0	0	0	0	-
1	0	0	0	0	0	1/0	0	0	0	0	0
1	0	0	0	0	1	х	0	0	0	1	1
1	0	0	0	1	х	х	0	0	1	0	2
1	0	0	1	Х	Х	Х	0	0	1	1	3
1											
1	1	Х	Х	Х	Х	х	1	1	1	1	п


E4\_2ES

n = 3, m = 1 for E4\_2

n = 7, m = 2 for E8\_3

n = 15, m = 3 for E16\_4

n = 31, m = 4 for E32\_5



 $\rightarrow$ 

->

->

->

->


->

->

->

## E10\_4


## Decimal-to-BCD Decoder/Driver



This device decodes data from Decimal logic to BCD logic ensuring that all outputs remain high for all invalid binary input conditions. The binary logic is connected to inputs D[9..0], with the resulting BCD decoded logic appearing on outputs A[3..0].

D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	A3	A2	A1	A0
0	0	0	0	0	0	0	0	0	1	0	0	0	0
0	0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	0	0	0	0	1	0	0	0	0	1	0
0	0	0	0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	0	1	0	0	0	0	0	1	0	0
0	0	0	0	1	0	0	0	0	0	0	1	0	1
0	0	0	1	0	0	0	0	0	0	0	1	1	0
0	0	1	0	0	0	0	0	0	0	0	1	1	1
0	1	0	0	0	0	0	0	0	0	1	0	0	0
1	0	0	0	0	0	0	0	0	0	1	0	0	1
			All ot	her co	mbina	ations				1	1	1	1

## E10\_4E Decimal-to-BCD Decoder/Driver with Enable



When the Enable input is High, this device decodes data from Decimal logic to BCD logic ensuring that all outputs remain high for all invalid binary input conditions. The binary logic is connected to inputs D[9..0], with the resulting inverted BCD decoded logic appearing on outputs A[3..0].

					Inpute	5						Out	puts	
Е	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	A3	A2	A1	A0
0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	1	1	1	1
1	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	0	0	1	0	0	0	0	1
1	0	0	0	0	0	0	0	1	0	0	0	0	1	0
1	0	0	0	0	0	0	1	0	0	0	0	0	1	1
1	0	0	0	0	0	1	0	0	0	0	0	1	0	0
1	0	0	0	0	1	0	0	0	0	0	0	1	0	1
1	0	0	0	1	0	0	0	0	0	0	0	1	1	0
1	0	0	1	0	0	0	0	0	0	0	0	1	1	1
1	0	1	0	0	0	0	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	0	0	0	0	1	0	0	1
1	All other combinations									1	1	1	1	

## FD, FD2, FD4, FD8, FD16, FD32


Inputs

D

d


С

**D-Type Flip-Flop** 



FD, FD2, FD4, FD8, FD16, FD32 are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge trigger flip-flop.

Input data (D) is loaded into the output (Q) during Low-to-High clock (C) transition.



Output

Q

d

## FD\_1 D-Type Negative Edge Flip-Flop




FD\_1 is a D-type negative edge trigger flip-flop. Input data (D) is loaded into the output (Q) during High-to-Low clock (C) transition.


Inp	Output	
С	D	Q
$\downarrow$	d	d

## FDC, FD2C, FD4C, FD8C, FD16C, FD32C

#### **D-Type Flip-Flop with Asynchronous Clear**




FDC, FD2C, FD4C, FD8C, FD16C, FD32C are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D type positive edge flip-flops with asynchronous clear (CLR). When clear (CLR) is High, all other inputs are ignored and output (Q) is set to Low. Input data (D) is loaded into the output (Q) when clear (CLR) is Low on the Low-to-High clock (C) transition.




FD2CB

	Outputs		
CLR	С	Q	
1	х	х	0
0	$\uparrow$	d	d




FD4CB




FD8CB

















FD16CS

# FDC\_1 D-Type Negative Edge Flip-Flop with Asynchronous Clear



FDC\_1 is a D type negative edge flip-flop with asynchronous clear (CLR). When clear (CLR) is High, all other inputs are ignored and output (Q) is set to Low. Input data (D) is loaded into the output (Q) when clear (CLR) is Low on the High-to-Low clock (C) transition.

FDC\_1

	Output		
CLR	С	D	Q
1	х	х	0
0	$\rightarrow$	d	d


## FDCE, FD2CE, FD4CE, FD8CE, FD16CE, FD32CE

#### D-Type Flip-Flop with Clock Enable and Asynchronous Clear



FDCE, FD2CE, FD4CE, FD8CE, FD16CE and FD32CE are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D type positive edge flip-flops with clock enable (CE) and asynchronous clear (CLR).


FDCE




FD2CEB

When clear (CLR) is High, all other inputs are ignored and output (Q) is set to Low. When clear (CLR) is Low and clock enable (CE) is High, input data (D) is loaded into the output (Q) on the Low-to-High clock (C) transition. When clock enable (CE) is Low and clear (CLR) is Low, clock transitions are ignored and output (Q) does not change state.

	Inputs								
CLR	CE	С	D	Q					
1	х	х	х	0					
0	0	х	х	Q <sub>0</sub>					
0	1	$\uparrow$	d	d					





## FDCE\_1

# D-Type Negative Edge Flip-Flop with Clock Enable and Asynchronous Clear




FDCE 1

FDCE\_1 is a D type negative edge flip-flop with clock enable (CE) and asynchronous clear (CLR). When clear (CLR) is High, all other inputs are ignored and output (Q) is set to Low. When clear (CLR) is Low and clock enable (CE) is High, input data (D) is loaded into the output (Q) on the High-to-Low clock (C) transition. When clock enable (CE) is Low and clear (CLR) is Low, clock transitions are ignored and output (Q) does not change state.

	Inputs								
CLR	CE	С	D	Q					
1	Х	х	х	0					
0	0	х	х	Q <sub>0</sub>					
0	1	$\rightarrow$	d	d					

#### **FDCEN**

#### D-Type Flip-Flop with Clock Enable and Asynchronous Clear and Inverted and Non-Inverted Outputs




FDCEN is a D type positive edge flip-flop with clock enable (CE) and asynchronous clear (CLR) and inverted (QN) and non-inverted (Q) outputs. When clear (CLR) is High, all other inputs are ignored and inverted (QN) and non-inverted (Q) outputs are set to High and Low respectively. When clear (CLR) is Low and clock enable (CE) is High, input data (D) is loaded into the outputs Q and QN on the Low-to-High clock (C) transition. When clock enable (CE) is Low and clear (CLR) is Low, clock transitions are ignored and outputs do not change state.

	Inp	Outputs			
CLR	CE	С	D	Q	QN
1	х	х	х	0	1
0	0	х	х	Q <sub>0</sub>	$QN_0$
0	1	$\leftarrow$	d	d	$\overline{d}$

#### **FDCN**

#### D-Type Flip-Flop with Asynchronous Clear and Inverted and Non-Inverted Outputs




FDCN is a D type positive edge flip-flop with asynchronous clear (CLR) and inverted (QN) and non-inverted (Q) outputs. When clear (CLR) is High, all other inputs are ignored and inverted (QN) and non-inverted (Q) outputs are set to High and Low respectively. Input data (D) is loaded into the outputs when clear (CLR) is Low on the Low-to-High clock (C) transition.

Inputs			Outputs	
CLR	C	D	Q	QN
1	х	х	0	1
0	$\leftarrow$	d	d	$\overline{d}$

## FDCP, FD2CP, FD4CP, FD8CP, FD16CP, FD32CP

## D-Type Flip-Flop with Asynchronous Preset and Clear



FDCP


FDCP, FD2CP, FD4CP, FD8CP, FD16CP, FD32CP are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D type positive edge flip-flops with asynchronous preset (PRE) and clear (CLR).


When clear (CLR) is High, all inputs are cleared and output (Q) is set to Low. When clear (CLR) is Low and preset (PRE) is High, clock (C) transition and input data (D) is ignored and output (Q) is set to High. When clear (CLR) and preset (PRE) is Low, input data (D) is transferred to output (Q) on the Low-to-High clock (C) transition.

 $\downarrow \\ PRE \\ D[1..0] Q[1..0] \leftarrow \\ C \\ CLR \\ \varphi$ 

FD2CPB


	Output			
CLR	PRE	С	D	Q
1	Х	х	х	0
0	1	х	Х	1
0	0	$\uparrow$	d	d





## FDCP\_1

# D-Type Negative Edge Flip-Flop with Asynchronous Preset and Clear



FDCP\_1 is a D type negative edge flip-flop with asynchronous preset (PRE) and clear (CLR).


When clear (CLR) is High, all inputs other inputs are ignored and output (Q) is set to Low. When clear (CLR) is Low and preset (PRE) is High, clock (C) transition and input data (D) is ignored and output (Q) is set to High. When clear (CLR) and preset (PRE) are Low, input data (D) is transferred to output (Q) on the High-to-Low clock (C) transition.

FDCP\_1


	Output			
CLR	PRE	С	D	Q
1	Х	Х	Х	0
0	1	х	х	1
0	0	$\rightarrow$	d	d

## FDCPE, FD2CPE, FD4CPE, FD8CPE, FD16CPE, FD32CPE

## D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear




FDCPE




FD2CPEB

FDCPE, FD2CPE, FD4CPE, FD8CPE, FD16CPE, FD32CPE are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D type positive edge flip-flops with clock enable (CE) and asynchronous preset (PRE) and clear (CLR). When clear (CLR) is High, all other inputs are ignored and output (Q) is set to Low. When clear (CLR) is Low and preset (PRE) is High, all other inputs are ignored and output (Q) is set to High. When clear (CLR) and preset (PRE) are Low and clock enable is High, input data (D) is transferred to output (Q) on the Low-to-High clock (C) transition. When clear (CLR), preset (PRE) and clock enable (CE) are Low, clock (C) transition and input data (D) is ignored and output (Q) does not change state.


	Inputs					
CLR	PRE	CE	С	D	Q	
1	Х	Х	х	х	0	
0	1	х	х	х	1	
0	0	0	х	х	Q <sub>0</sub>	
0	0	1	$\uparrow$	d	d	





## FDCPE\_1

## D-Type Negative Edge Flip-Flop with Clock Enable and Asynchronous Preset and Clear




FDCPE 1

FDCPE\_1 is a D type negative edge flip-flop with clock enable (CE) and asynchronous preset (PRE) and clear (CLR). When clear (CLR) is High, all other inputs are ignored and output (Q) is set to Low. When clear (CLR) is Low and preset (PRE) is High, all other inputs are ignored and output (Q) is set to High. When clear (CLR) and preset (PRE) are Low and clock enable is High, input data (D) is transferred to output (Q) on the High-to-Low clock (C) transition. When clear (CLR), preset (PRE) and clock enable (CE) are Low, clock (C) transition and input data (D) is ignored and output (Q) does not change state.

	Inputs					
CLR	PRE	CE	С	D	Q	
1	х	х	х	х	0	
0	1	х	х	х	1	
0	0	0	х	х	Q <sub>0</sub>	
0	0	1	$\downarrow$	d	d	

### **FDCPEN**

## D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear and Inverted and Non-Inverted Outputs



FDCPEN


FDCPEN is a D type positive edge flip-flop with clock enable (CE) and asynchronous preset (PRE) and clear (CLR) and inverted (QN) and non-inverted (Q) outputs.

When clear (CLR) is High, all other inputs are ignored and outputs Q and QN are set to Low and High respectively. When clear (CLR) is Low and preset (PRE) is High, all other inputs are ignored and outputs Q and QN are set to High and Low respectively. When clear (CLR) and preset (PRE) is Low and clock enable is High, input data (D) is transferred to the outputs on the Low-to-High clock (C) transition. When clear (CLR), preset (PRE) and clock enable (CE) are Low, clock (C) transition and input data (D) is ignored and outputs do not change states.

	Inputs					puts
CLR	PRE	CE	С	D	Q	QN
1	х	Х	х	х	0	1
0	1	х	х	х	1	0
0	0	0	х	х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	$\uparrow$	d	d	d

### **FDCPN**

### D-Type Flip-Flop with Asynchronous Preset and Clear and Inverted and Non-Inverted Outputs




FDCPN is a D type positive edge flip-flop with asynchronous preset (PRE) and clear (CLR) and inverted (QN) and non-inverted (Q) outputs.

When clear (CLR) is High, all other inputs are ignored and outputs Q and QN are set to Low and High respectively. When clear (CLR) is Low and preset (PRE) is High, clock (C) transition and input data (D) is ignored and outputs Q and QN are set to High and Low respectively. When clear (CLR) and preset (PRE) are Low, input data (D) is transferred to outputs on the Low-to-High clock (C) transition.

Inputs			Out	puts	
CLR	PRE	С	D	Q	QN
1	Х	х	х	0	1
0	1	х	х	1	0
0	0	$\uparrow$	d	d	$\overline{\mathbf{d}}$

## FDE, FD2E, FD4E, FD8E, FD16E, FD32E


### **D-Type Flip-Flop with Clock Enable**



FDES, FD2E, FD4E, FD8E, FD16E and FD32E are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge flip-flops with clock enable (CE).

When clock enable (CE) is High, input data (D) is transferred to the output (D) during Low-to-High clock transition. When clock enable is Low, the output does not change from its previous state.

	Output		
CE	D	С	Q
1	D	$\uparrow$	D
0	х	х	Qo



## FDE\_1 D-Type Negative Edge Flip-Flop with Clock Enable



FDE\_1 is a D-type negative edge flip-flop with clock enable (CE).

When clock enable (CE) is High, input data (D) is transferred to the output (D) during High-to-Low clock transition. When clock enable is Low, the output does not change from its previous state.

	Output		
CE	D	С	Q
1	D	$\downarrow$	D
0	х	х	Qo

#### **FDEN**

## D Flip-Flop with Clock Enable and Inverted and Non-Inverted Outputs



FDEN is D-type flip-flop with clock enable and inverted and non-Inverted outputs.

FDEN

When clock enable (CE) is High, input data (D) is transferred to the outputs Q and QN during the Low-to-High clock transition. When clock enable is Low, the output does not change from its previous state.

Inputs			Out	tput
CE	D	С	Q	QN
1	D	$\uparrow$	D	D
0	х	х	Qo	$QN_0$

#### FDN

## D-Type Flip-Flop with Inverted and Non-Inverted Outputs



FDN is a D-type positive edge trigger flip-flop with inverted (QN) and non-inverted (Q) output. Input data (D) is loaded into the non inverted (Q) and inverted (QN) outputs during the Low-to-High clock (C) transition.


Inp	Inputs		puts
С	D	Q	QN
$\uparrow$	d	d	d

### FDP, FD2P, FD4P, FD8P, FD16P, FD32P

#### **D-Type Flip-Flop with Asynchronous Preset**




FDP, FD2P, FD4P, FD8P, FD16P, FD32P are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge flip-flop with asynchronous preset (PRE). When preset (PRE) is High, all other inputs are ignored and output (Q) is set to High. When preset (PRE) is Low, Input data (D) is loaded into the output (Q) during Low-to-High clock (C) transition.




FD2PB

	Output		
PRE	С	D	Q
1	Х	х	1
0	$\leftarrow$	d	d



## FDP\_1

## D-Type Negative Edge Flip-Flop with Asynchronous Preset



FDP\_1 is a D-type negative edge flip-flop with asynchronous preset (PRE).

When preset (PRE) is High, all other inputs are ignored and output (Q) is set to High. When preset (PRE) is Low, Input data (D) is loaded into the output (Q) during High-to-Low clock (C) transition.

	Output		
PRE	С	D	Q
1	х	х	1
0	$\rightarrow$	d	d


## FDPE, FD2PE, FD4PE, FD8PE, FD16PE, FD32PE

## D-Type Flip-Flop with Clock Enable and Asynchronous Preset




FDPE, FD2PE, FD4PE, FD8PE, FD16PE and FD32PE are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D type positive edge flip-flops with clock enable (CE) and asynchronous preset (PRE).


When preset (PRE) is High, all other inputs are ignored and output (Q) is set to High. When preset (PRE) is Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) during Low-to-High clock (C) transition. When preset (PRE) and clock enable (CE) are Low, input data (D) and clock transition are ignored and output (Q) does not change state.




FD2PEB

	Output			
PRE	CE	С	D	Q
1	х	х	х	1
0	0	х	х	Q <sub>0</sub>
0	1	$\uparrow$	d	d





## FDPE\_1 D-Type Negative Edge Flip-Flop with Clock Enable and Asynchronous Preset



FDPE\_1 is a D type negative edge flip-flop with clock enable (CE) and asynchronous preset (PRE).

When preset (PRE) is High, all other inputs are ignored and output (Q) is set to High. When preset (PRE) is Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) during High-to-Low clock (C) transition. When preset (PRE) and clock enable (CE) are Low, input data (D) and clock transition are ignored and output (Q) does not change state.

	Output			
PRE	CE	С	D	Q
1	х	х	Х	1
0	0	х	х	Q <sub>0</sub>
0	1	$\downarrow$	d	d

### **FDPEN**

### D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Inverted and Non-Inverted Outputs




FDPEN is a D type positive edge flip-flop with clock enable (CE) and asynchronous preset (PRE).

When preset (PRE) is High, all other inputs are ignored and outputs Q and QN are set to High and Low respectively. When preset (PRE) is Low and clock enable (CE) is High, input data (D) is transferred to the outputs during Low-to-High clock (C) transition. When preset (PRE) and clock enable (CE) are Low, input data (D) and clock transition are ignored and the outputs do not change state.

	Inp	Out	puts		
PRE	CE	С	D	Q	QN
1	Х	х	х	1	0
0	0	х	х	Q <sub>0</sub>	QN <sub>0</sub>
0	1	$\uparrow$	d	d	$\overline{d}$

#### **FDPN**

## D-Type Flip-Flop with Asynchronous Preset and Inverted and Non-Inverted Outputs




FDPN is a D-type positive edge flip-flop with asynchronous preset (PRE) and inverted (QN) and non-inverted (Q) outputs. They are available in 1, 2, 4 or 8 bit bus or single pin versions.

When preset (PRE) is High, all other inputs are ignored and output Q and QN are set to High and Low respectively. When preset (PRE) is Low, Input data (D) is loaded into the outputs during Low-to-High clock (C) transition.

Inputs			Out	puts
PRE	С	Q	QN	
1	х	Х	1	0
0	$\uparrow$	d	d	$\overline{d}$

## FDR, FD2R, FD4R, FD8R, FD16R, FD32R

#### **D-Type Flip-Flop with Synchronous Reset**



R 4

FD2RB


➡ D[1..0]

->> C

FDR, FD2R, FD4R, FD8R, FD16R and FD32R are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge flip-flops with synchronous reset (R). When reset (R) is High, input data (D) is ignored and output (Q) is set to Low on the Low-to-High clock (C) transition. When reset (R) is Low, input data (D) is transferred to the output (Q) on the Low-to-High clock (C) transition.

Q[10]	Inputs				
	R	С	D		
	1	$\uparrow$	Х		
PB	0	$\uparrow$	d		

->>



FD4RB






D[15..0]

Q[15..0]


Output

Q


0 d



D4 D5



## FDR\_1 D-Type Negative Edge Flip-Flop with Synchronous Reset




FDR\_1 is a D-type negative edge flip-flop with synchronous reset (R). They are available in 1, 2, 4 or 8 bit bus or single pin versions.

When reset (R) is High, input data (D) is ignored and output (Q) is set to Low on the High-to-Low clock (C) transition. When reset (R) is Low, input data (D) is transferred to the output (Q) on the High-to-Low clock (C) transition.

	Output		
R	С	D	Q
1	$\downarrow$	х	0
0	$\downarrow$	d	d


## FDRE, FD2RE, FD4RE, FD8RE, FD16RE, FD32RE

## **D-Type Flip-Flop with Clock Enable and Synchronous Reset**




FDRE, FD2RE, FD4RE, FD8RE, FD16RE, FD32RE are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge flip-flops with clock enable (CE) and synchronous reset (R).


When reset (R) is High, input data (D) and clock enable (CE) are ignored and output (Q) is set to Low on the Low-to-High clock (C) transition. When reset (R) is Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) on Low-to-High clock (C) transition. When reset (R) and clock enable (CE) are Low, all other inputs are ignored and output (Q) does not change state.




R

FD4REB







## FDRE\_1

## D-Type Negative Edge Flip-Flop with Clock Enable and Synchronous Reset



FDRE 1

FDRE\_1 is a D-type negative edge flip-flop with clock enable (CE) and synchronous reset (R).

When reset (R) is High, input data (D) and clock enable (CE) are ignored and output (Q) is set to Low on the High-to-Low clock (C) transition. When reset (R) is Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) on High-to-Low clock (C) transition. When reset (R) and clock enable (CE) are Low, all other inputs are ignored and output (Q) does not change state.

	Output			
R	CE	С	D	Q
1	Х	$\downarrow$	х	0
0	0	х	х	Q <sub>0</sub>
0	1	$\rightarrow$	d	d

#### **FDREN**

## D-Type Flip-Flop with Clock Enable and Synchronous Reset and Inverted and Non-Inverted Outputs



FDREN


FDREN is a D-type positive edge flip-flop with clock enable (CE) and synchronous reset (R) and inverted (QN) and non-inverted (Q) outputs.

When reset (R) is High, input data (D) and clock enable (CE) are ignored and outputs Q and QN are set to Low and High, respectively, on the Lowto-High clock (C) transition. When reset (R) is Low and clock enable (CE) is High, input data (D) is transferred to the outputs on the Low-to-High clock (C) transition. When reset (R) and clock enable (CE) are Low, all other inputs are ignored and the outputs do not change state.

	Inp	Out	puts		
R	CE	С	D	Q	QN
1	х	$\uparrow$	х	0	1
0	0	х	х	Q <sub>0</sub>	$QN_0$
0	1	$\leftarrow$	d	d	$\overline{d}$

#### **FDRN**

### D-Type Flip-Flop with Synchronous Reset with Inverted and Non-Inverted Outputs




FDRN is a D-type positive edge flip-flop with synchronous reset (R) and inverted (QN) and non-inverted (QN) outputs.

When reset (R) is High, input data (D) is ignored and outputs Q and QN are set to Low and High respectively on the Low-to-High clock (C) transition. When reset (R) is Low, input data (D) is transferred to the outputs on the Low-to-High clock (C) transition.

Inputs			Out	puts
R	С	D	Q	QN
1	$\uparrow$	х	0	1
0	$\leftarrow$	d	d	$\overline{d}$

## FDRS, FD2RS, FD4RS, FD8RS, FD16RS, FD32RS


### D-Type Flip-Flop with Synchronous Reset and Set



FDRS


FDRS, FD2RS, FD4RS, FD8RS, FD16RS, FD32RS are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge flip-flop with synchronous reset (R) and set (S).


When reset (R) is High, input data (D) and set (S) are ignored and output (Q) is set to Low on the Low-to-High clock (C) transition. When reset (R) is Low and set (S) is High, input data (D) is ignored and output (Q) is set to High on the Low-to-High clock (C) transition. When reset (R) and set (S) are Low, input data (D) is transferred to the output (Q) during Low-to-High clock (C) transition.




FD2RSB

	Output			
R	S	С	D	Q
1	х	$\uparrow$	х	0
0	1	$\uparrow$	х	1
0	0	$\uparrow$	d	d





## FDRS\_1 D-Type Negative Edge Flip-Flop with Synchronous Reset and Set



FDRS\_1 is a D-type negative edge flip-flop with synchronous reset (R) and set (S).


When reset (R) is High, input data (D) and set (S) are ignored and output (Q) is set to Low on the High-to-Low clock (C) transition. When reset (R) is Low and set (S) is High, input data (D) is ignored and output (Q) is set to High on the High-to-Low clock (C) transition. When reset (R) and set (S) are Low, input data (D) is transferred to the output (Q) during High-to-Low clock (C) transition.

	Output			
R	S	С	D	Q
1	х	$\downarrow$	х	0
0	1	$\rightarrow$	х	1
0	0	$\rightarrow$	d	d


FDRS\_1

## FDRSE, FD2RSE, FD4RSE, FD8RSE, FD16RSE, FD32RSE

## D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable




FDRSE




FD2RSEB

FDRSE, FD2RSE, FD4RSE, FD8RSE, FD16RSE, FD32RSE are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge flip-flops with synchronous reset (R) and set (S) and clock enable (CE). When reset (R) is High, input data (D), clock enable (CE) and set (S) are ignored and output (Q) is set to Low on the Low-to-High clock (C) transition. When reset (R) is Low and set (S) is High, input data (D) and clock enable (CE) is ignored and output (Q) is set to High on the Low-to-High clock (C) transition. When reset (R), and set (S) are Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) during Low-to-High clock (C) transition. When reset (R), set (S) and clock enable (CE) Low, input data (D) and clock (C) transition is ignored and output (Q) does not change state.


	Inputs					
R	S	CE	С	D	Q	
1	Х	х	$\uparrow$	Х	0	
0	1	х	$\leftarrow$	х	1	
0	0	0	х	х	Q <sub>0</sub>	
0	0	1	$\uparrow$	d	d	





## FDRSE\_1

## D-Type Negative Edge Flip-Flop with Synchronous Reset and Set and Clock Enable



FDRSE 1


FDRSE\_1 is a D-type negative edge flip-flop with synchronous reset (R), set (S) and clock enable (CE). They are available in 1, 2, 4 or 8 bit bus or single pin versions.

When reset (R) is High, input data (D), clock enable (CE) and set (S) are ignored and output (Q) is set to Low on the High-to-Low clock (C) transition. When reset (R) is Low and set (S) is High, input data (D) and clock enable (CE) are ignored and output (Q) is set to High on the High-to-Low clock (C) transition. When reset (R), and set (S) are Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) during High-to-Low clock (C) transition. When reset (R), set (S) and clock enable (CE) Low, input data (D) and clock (C) transition is ignored and output (Q) does not change state.

	Inputs					
R	s	CE	С	D	Q	
1	х	х	$\rightarrow$	х	0	
0	1	х	$\rightarrow$	х	1	
0	0	0	х	х	Q <sub>0</sub>	
0	0	1	$\downarrow$	d	d	

#### **FDRSEN**

## D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable and Inverted and Non-Inverted Outputs




FDRSEN

FDRSEN is a D-type positive edge flip-flop with synchronous reset (R), set (S) and clock enable (CE) and inverted (QN) and non-inverted (Q) outputs. They are available in 1, 2, 4 or 8 bit bus or single pin versions. When reset (R) is High, input data (D), clock enable (CE) and set (S) are ignored and outputs Q and QN are set to Low and High respectively on the Low-to-High clock (C) transition. When reset (R) is Low and set (S) is High, input data (D) and clock enable (CE) is ignored and output Q and QN are set to High and Low respectively on the Low-to-High clock (C) transition. When reset (R) is Low and set (S) is High, input data (D) and clock enable (CE) is ignored and output Q and QN are set to High and Low respectively on the Low-to-High clock (C) transition. When reset (R), and set (S) are Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) during Low-to-High clock (C) transition. When reset (R), set (S) and clock enable (CE) Low, input data (D) and clock (C) transition is ignored and output (Q) does not change state.

		Outputs				
R	S	CE	С	D	Q	QN
1	х	х	$\uparrow$	х	0	1
0	1	х	$\leftarrow$	х	1	0
0	0	0	х	х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	$\uparrow$	d	d	$\overline{\mathbf{d}}$

### FDRSN

## D-Type Flip-Flop with Synchronous Reset and Set and Inverted and Non-Inverted Outputs



FDRSN


FDRSN is a D-type positive edge flip-flop with synchronous reset (R) and set (S) and inverted (QN) and non-inverted (Q) outputs.

When reset (R) is High, input data (D) and set (S) are ignored and outputs Q and QN are set to Low and High respectively on the Low-to-High clock (C) transition. When reset (R) is Low and set (S) is High, input data (D) is ignored and outputs Q and QN are set to High and Low respectively on the Low-to-High clock (C) transition. When reset (R) and set (S) are Low, input data (D) is transferred to the outputs during the Low-to-High clock (C) transition.

	Inp	Outputs			
R	s	С	D	Q	QN
1	х	$\uparrow$	х	0	1
0	1	$\uparrow$	х	1	0
0	0	$\uparrow$	d	d	$\overline{d}$


## FDS, FD2S, FD4S, FD8S, FD16S, FD32S

## D-Type Flip-Flop with Synchronous Set





FDS, FD2S, FD4S, FD8S, FD16S, FD32S are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge flip-flops with synchronous set (S).

When set (S) is High, input data is ignored and output (Q) is set to High on the Low-to-High clock (C) transition. When set (S) is Low, input data (D) is transferred to the output (Q) during Low-to-High clock (C) transition.




FD2SB







FD4SB




FD8SB






FD32SB



## FDS\_1 D-Type Negative Edge Flip-Flop with Synchronous Set



FDS\_1 is a D-type negative edge flip-flop with synchronous set (S).

When set (S) is High, input data is ignored and output (Q) is set to High on the High-to-Low clock (C) transition. When set (S) is Low, input data (D) is transferred to the output (Q) during High-to-Low clock (C) transition.

	Outputs		
S	С	D	Q
1	$\downarrow$	х	1
0	$\rightarrow$	d	d

## FDSE, FD2SE, FD4SE, FD8SE, FD16SE, FD32SE

## D-Type Flip-Flop with Clock Enable and Synchronous Set



FDSE

₽

S


Q[1..0]

D[1..0]


■> D[1
-> CE


FDSE, FD2SE, FD4SE, FD8SE, FD16SE, FD32SE are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge flip-flops with clock enable (CE) and synchronous set (S).

When set (S) is High, clock enable (CE) and input data (D) are ignored and output (Q) is set to High on the Low-to-High clock (C) transition. When set (S) is Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) during Low-to-High clock (C) transition. When set (S) and clock enable (CE) are Low, input data (D) and clock (C) transition are ignored and output (Q) does not change state.



Inputs Output S С D CE Q ↑ 1 х х 1  $Q_0$ 0 0 х Х ↑ 0 1 d d





## FDSE\_1 D-Type Negative Edge Flip-Flop with Clock Enable and Synchronous Set



FDSE\_1 is a D-type negative edge flip-flop with clock enable (CE) and synchronous set (S).

When set (S) is High, clock enable (CE) and input data (D) are ignored and output (Q) is set to High on the High- to-Low clock (C) transition. When set (S) is Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) during High-to-Low clock (C) transition. When set (S) and clock enable (CE) are Low, input data (D) and clock (C) transition are ignored and output (Q) does not change state.

	Output			
S	CE	С	D	Q
1	Х	$\rightarrow$	х	1
0	0	х	х	Q <sub>0</sub>
0	1	$\rightarrow$	d	d

#### **FDSEN**

### D-Type Flip-Flop with Clock Enable and Synchronous Set and Inverted and Non-Inverted Outputs




FDSEN is a D-type positive edge flip-flop with clock enable (CE) and synchronous set (S) and inverted (QN) and non-inverted (Q) outputs.

When set (S) is High, clock enable (CE) and input data (D) are ignored and outputs Q and QN are set to High and Low respectively on the Lowto-High clock (C) transition. When set (S) is Low and clock enable (CE) is High, input data (D) is transferred to the outputs during Low-to-High clock (C) transition. When set (S) and clock enable (CE) are Low, input data (D) and clock (C) transition are ignored and the outputs do not change state.

Inputs				Out	puts
S	CE	С	D	Q	QN
1	Х	$\uparrow$	Х	1	0
0	0	х	х	Q <sub>0</sub>	$QN_0$
0	1	$\uparrow$	d	d	$\overline{d}$

#### **FDSN**

### D-Type Flip-Flop with Synchronous Set and Inverted and Non-Inverted Outputs




FDSN is a D-type positive edge flip-flop with synchronous set (S) and inverted (QN) and non-inverted (Q) outputs.

When set (S) is High, input data is ignored and outputs Q and QN are set to High and Low respectively on the Low-to-High clock (C) transition. When set (S) is Low, input data (D) is transferred to the outputs during Low-to-High clock (C) transition.

Inputs			Outputs		
S	С	D	Q	QN	
1	$\uparrow$	х	1	0	
0	$\uparrow$	d	d	$\overline{d}$	

### FDSR, FD2SR, FD4SR, FD8SR, FD16SR, FD32SR


D-Type Flip-Flop with Synchronous Set and Reset




FDSR


FDSR, FD2SR, FD4SR, FD8SR, FD16SR, FD32SR are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge flip-flops with synchronous set (S) and reset (R).

When set (S) is High, input data (D) and reset (R) are ignored and output (Q) is set to High on the Low-to-High clock (C) transition. When set (S) is Low and reset (R) is High, input data (D) is ignored and output (Q) is set to Low on the Low-to-High clock (C) transition. When set (S) and reset (R) are Low, input data (D) is transferred to the output (Q) during Low-to-High clock (C) transition.




	Output			
S	R	С	D	Q
1	х	$\uparrow$	х	1
0	1	$\uparrow$	х	0
0	0	$\uparrow$	d	d





## FDSR\_1

# D-Type Negative Edge Flip-Flop with Synchronous Set and Reset



FDSR 1


 $\mathsf{FDSR\_1}$  is a D-type negative edge flip-flop with synchronous set (S) and reset (R).

When set (S) is High, input data (D) and reset (R) are ignored and output (Q) is set to High on the High-to-Low clock (C) transition. When set (S) is Low and reset (R) is High, input data (D) is ignored and output (Q) is set to Low on the High-to-Low clock (C) transition. When set (S) and reset (R) are Low, input data (D) is transferred to the output (Q) during High-to-Low clock (C) transition.


	Output			
S	R	С	D	Q
1	Х	$\downarrow$	Х	1
0	1	$\rightarrow$	х	0
0	0	$\rightarrow$	d	d

### FDSRE, FD2SRE, FD4SRE, FD8SRE, FD16SRE, FD32SRE

# D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable




FDSRE




FD2SREB

FDSRE, FD2SRE, FD4SRE, FD8SRE, FD16SRE, FD32SRE are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge flip-flops with synchronous set (S) and reset (R) and clock enable (CE). When set (S) is High, input data (D), reset (R) and clock enable (CE) are ignored and output (Q) is set to High on the Low-to-High clock (C) transition. When set (S) is Low and reset (R) is High, input data (D) and clock enable (CE) are ignored and output (Q) is set to Low on the Low-to-High (C) clock transition. When set (S) and reset (R) are Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) during the Low-to-High clock (C) transition. When set (S), reset (R) and clock enable (CE) are Low, input data (D) and clock (C) transition are ignored and output (Q) does not change state.


	Output				
S	R	CE	С	D	Q
1	Х	Х	$\uparrow$	х	1
0	1	х	$\uparrow$	х	0
0	0	0	х	х	Q <sub>0</sub>
0	0	1	$\uparrow$	d	d





### FDSRE\_1

# D-Type Negative Edge Flip-Flop with Synchronous Set and Reset and Clock Enable



FDSRE\_1


FDSRE\_1 is a D-type negative edge flip-flop with synchronous set (S) and reset (R) and clock enable (CE).

When set (S) is High, input data (D), reset (R) and clock enable (CE) are ignored and output (Q) is set to High on the High-to-Low clock (C) transition. When set (S) is Low and reset (R) is High, input data (D) and clock enable (CE) are ignored and output (Q) is set to Low on the High-to-Low (C) clock transition. When set (S) and reset (R) are Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) during the High-to-Low clock (C) transition. When set (S), reset (R) and clock enable (CE) are Low, input data (D) and clock (C) transition are ignored and output (Q) does not change state.

	Output				
S	R	CE	С	D	Q
1	х	Х	$\downarrow$	Х	1
0	1	х	$\downarrow$	х	0
0	0	0	х	х	Q <sub>0</sub>
0	0	1	$\downarrow$	d	d

#### **FDSREN**

### D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable and Inverted and Non-Inverted Outputs



FDSREN


FDSREN is a D-type positive edge flip-flop with synchronous set (S), reset (R) and clock enable (CE) with inverted (QN) and non-inverted (Q) outputs.

When set (S) is High, input data (D), reset (R) and clock enable (CE) are ignored and outputs Q and QN are set to High and Low on the Low-to-High clock (C) transition. When set (S) is Low and reset (R) is High, input data (D) and clock enable (CE) are ignored and outputs Q and QN are set to Low and High on the Low-to-High (C) clock transition. When set (S) and reset (R) are Low and clock enable (CE) are High, input data (D) is transferred to the outputs during the Low-to-High clock (C) transition. When set (S), reset (R) and clock enable (CE) are Low, input data (D) and clock (C) transition.

	Inputs					puts
S	R	CE	С	D	Q	QN
1	х	х	$\uparrow$	Х	1	0
0	1	х	$\leftarrow$	х	0	1
0	0	0	х	х	Q <sub>0</sub>	$QN_0$
0	0	1	$\uparrow$	d	d	$\overline{d}$

#### **FDSRN**

# D-Type Flip-Flop with Synchronous Set and Reset and Inverted and Non-Inverted Outputs



FDSRN is a D-type positive edge flip-flop with synchronous set (S) and reset (R) and inverted and non-inverted outputs.


When set (S) is High, input data (D) and reset (R) are ignored and outputs Q and QN are set to High and Low respectively on the Low-to-High clock (C) transition. When set (S) is Low and reset (R) is High, input data (D) is ignored and outputs Q and QN are set to Low and High respectively on the Low-to-High clock (C) transition. When set (S) and reset (R) are Low, input data (D) is transferred to the outputs during Low-to-High clock (C) transition.

Inputs Outputs S R С D Q QN ↑ 1 0 х 1 х  $\uparrow$ 0 1 0 1 х 0 0  $\uparrow$ d d đ

FDSRN

# **FJKC**

# J-K Flip-Flop with Asynchronous Clear




FJKC is a single J-K-type flip-flop with J, K, and asynchronous clear (CLR) inputs and data output (Q). When High, the asynchronous clear (CLR) input overrides all other inputs and resets the Q output Low. When CLR is Low, the output responds to the state of the J and K inputs, as shown in the following truth table, during the Low-to-High clock (C) transition.

FJKC

	Output			
CLR	J	K	С	Q
1	Х	Х	Х	0
0	0	0	$\uparrow$	Q <sub>0</sub>
0	0	1	$\uparrow$	0
0	1	0	$\uparrow$	1
0	1	1	$\uparrow$	Toggle

# FJKC\_1 J-K Negative Edge Flip-Flop with Asynchronous Clear




FJKC\_1 is a single J-K-type negative-edge triggered flip-flop with J, K, and asynchronous clear (CLR) inputs and data output (Q). When High, the asynchronous clear (CLR) input overrides all other inputs and resets the Q output Low. When CLR is Low, the output responds to the state of the J and K inputs, as shown in the following truth table, during the Highto-Low clock (C) transition.

FJKC\_1

	Output			
CLR	J	K	С	Q
1	Х	Х	Х	0
0	0	0	$\rightarrow$	Q <sub>0</sub>
0	0	1	$\rightarrow$	0
0	1	0	$\rightarrow$	1
0	1	1	$\rightarrow$	Toggle

## **FJKCE**


# J-K Flip-Flop with Clock Enable and Asynchronous Clear



FJKCE is a single J-K-type flip-flop with J, K, clock enable (CE), and asynchronous clear (CLR) inputs and data output (Q). When High, the asynchronous clear (CLR) overrides all other inputs and resets the Q output Low. When CLR is Low and CE is High, Q responds to the state of the J and K inputs, as shown in the following truth table, during the Low-to-High clock transition. When CE is Low, the clock transitions are ignored and the state of Q remains unchanged.

	Output				
CLR	CE	J	K	С	Q
1	Х	Х	Х	Х	0
0	0	Х	Х	Х	Q <sub>0</sub>
0	1	0	0	Х	Q <sub>0</sub>
0	1	0	1	$\uparrow$	0
0	1	1	0	$\uparrow$	1
0	1	1	1	$\uparrow$	Toggle

## FJKCE\_1 J-K Negative Edge Flip-Flop with Clock Enable and Asynchronous Clear




FJKCE 1

FJKCE\_1 is a single J-K-type negative-edge triggered flip-flop with J, K, clock enable (CE), and asynchronous clear (CLR) inputs and data output (Q). When High, the asynchronous clear (CLR) overrides all other inputs and resets the Q output Low. When CLR is Low and CE is High, Q responds to the state of the J and K inputs, as shown in the following truth table, during the High-to-Low clock transition. When CE is Low, the clock transitions are ignored and the state of Q remains unchanged.

	Output				
CLR	CE	J	K	С	Q
1	Х	Х	Х	Х	0
0	0	Х	Х	Х	Q <sub>0</sub>
0	1	0	0	Х	Q <sub>0</sub>
0	1	0	1	$\rightarrow$	0
0	1	1	0	$\rightarrow$	1
0	1	1	1	$\rightarrow$	Toggle

### **FJKCEN**

# J-K Flip-Flop with Clock Enable, Asynchronous Clear and Inverted and Non-Inverted Outputs




FJKCEN is a single J-K-type flip-flop with J, K, clock enable (CE), and asynchronous clear (CLR) inputs and inverted (QN) and non-inverted (Q) outputs. When High, the asynchronous clear (CLR) overrides all other inputs and resets the Q output Low and the QN output High. When CLR is Low and CE is High, Q and QN respond to the state of the J and K inputs, as shown in the following truth table, during the Low-to-High clock transition. When CE is Low, the clock transitions are ignored and the state of the outputs remains unchanged.

		Out	puts			
CLR	CE	J	K	С	Q	QN
1	Х	Х	Х	Х	0	1
0	0	Х	Х	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	1	0	0	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	1	0	1	$\uparrow$	0	1
0	1	1	0	$\uparrow$	1	0
0	1	1	1	$\uparrow$	Toggle	Toggle

### **FJKCN**

## J-K Flip-Flop with Asynchronous Clear and Inverted and Non-Inverted Outputs




FJKCN is a single J-K-type flip-flop with J, K, and asynchronous clear (CLR) inputs and inverted (QN) and non-inverted (Q) outputs. When High, the asynchronous clear (CLR) input overrides all other inputs and resets the Q output Low and the QN output to High. When CLR is Low, the outputs respond to the state of the J and K inputs, as shown in the following truth table, during the Low-to-High clock (C) transition.

FJKCN

	Inp	Out	puts		
CLR	J	K	С	Q	QN
1	Х	Х	Х	0	1
0	0	0	$\uparrow$	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	$\uparrow$	0	1
0	1	0	$\uparrow$	1	0
0	1	1	$\uparrow$	Toggle	Toggle

## **FJKCP**


# J-K Flip-Flop with Asynchronous Clear and Preset



FJKCP is a single J-K-type flip-flop with J, K, asynchronous clear (CLR), and asynchronous preset (PRE) inputs and data output (Q). When High, the asynchronous clear (CLR) input overrides all other inputs and resets the Q output Low. When the asynchronous preset (PRE) is High, and CLR set to Low all other inputs are overridden and the Q output is set High. When CLR and PRE are Low, Q responds to the state of the J and K inputs during the Low-to-High clock transition, as shown in the following truth table.

	Inputs							
CLR	PRE	J	K	С	Output Q			
1	Х	Х	Х	Х	0			
0	1	Х	Х	Х	1			
0	0	0	0	Х	Q <sub>0</sub>			
0	0	0	1	$\uparrow$	0			
0	0	1	0	$\uparrow$	1			
0	0	1	1	$\uparrow$	Toggle			

# FJKCP\_1 J-K Negative Edge Flip-Flop with Asynchronous Clear and Preset




FJKCP\_1 is a single J-K-type negative-edge triggered flip-flop with J, K, asynchronous clear (CLR), and asynchronous preset (PRE) inputs and data output (Q). When High, the asynchronous clear (CLR) input overrides all other inputs and resets the Q output Low. When the asynchronous preset (PRE) is High, and CLR set to Low all other inputs are overridden and the Q output is set High. When CLR and PRE are Low, Q responds to the state of the J and K inputs during the High-to-Low clock transition, as shown in the following truth table.

FJKCP\_1

	Inputs							
CLR	PRE	J	K	С	Q			
1	Х	Х	Х	Х	0			
0	1	Х	Х	Х	1			
0	0	0	0	Х	Q <sub>0</sub>			
0	0	0	1	$\downarrow$	0			
0	0	1	0	$\rightarrow$	1			
0	0	1	1	$\rightarrow$	Toggle			

## **FJKCPE**

# J-K Flip-Flop with Asynchronous Clear and Preset and Clock Enable




FJKCPE

FJKCPE is a single J-K-type flip-flop with J, K, asynchronous clear (CLR), asynchronous preset (PRE), and clock enable (CE) inputs and data output (Q). When High, the asynchronous clear (CLR) input overrides all other inputs and resets the Q output Low. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and Q is set High. When CLR and PRE are Low and CE is High, Q responds to the state of the J and K inputs, as shown in the following truth table, during the Low-to-High clock transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs								
CLR	PRE	CE	J	K	С	Output Q			
1	Х	Х	Х	Х	Х	0			
0	1	Х	Х	Х	Х	1			
0	0	0	Х	Х	Х	Q <sub>0</sub>			
0	0	1	0	0	Х	Q <sub>0</sub>			
0	0	1	0	1	$\uparrow$	0			
0	0	1	1	0	$\uparrow$	1			
0	0	1	1	1	$\uparrow$	Toggle			

# FJKCPE\_1

# J-K Negative Edge Flip-Flop with Asynchronous Clear and Preset and Clock Enable




FJKCPE\_1

FJKCPE\_1 is a single J-K-type negative-edge triggered flip-flop with J, K, asynchronous clear (CLR), asynchronous preset (PRE), and clock enable (CE) inputs and data output (Q). When High, the asynchronous clear (CLR) input overrides all other inputs and resets the Q output Low. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and Q is set High. When CLR and PRE are Low and CE is High, Q responds to the state of the J and K inputs, as shown in the following truth table, during the High-to-Low clock transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs								
CLR	PRE	CE	J	K	С	Output Q			
1	Х	Х	Х	Х	Х	0			
0	1	Х	Х	Х	Х	1			
0	0	0	Х	Х	Х	Q <sub>0</sub>			
0	0	1	0	0	Х	Q <sub>0</sub>			
0	0	1	0	1	$\rightarrow$	0			
0	0	1	1	0	$\rightarrow$	1			
0	0	1	1	1	$\downarrow$	Toggle			

#### **FJKCPEN**

### J-K Flip-Flop with Asynchronous Clear, Preset, Clock Enable and Inverted and Non-Inverted Outputs




FJKCPEN

FJKCPEN is a single J-K-type flip-flop with J, K, asynchronous clear (CLR), asynchronous preset (PRE), and clock enable (CE) inputs and inverted (QN) and non-inverted (Q) outputs. When High, the asynchronous clear (CLR) input overrides all other inputs and resets the Q and QN output Low and High respectively. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and Q is set High whilst QN is set Low. When CLR and PRE are Low and CE is High, Q and QN respond to the state of the J and K inputs, as shown in the following truth table, during the Low-to-High clock transition. Clock transitions are ignored when CE is Low and the state of the outputs remains unchanged.

		Out	puts				
CLR	PRE	CE	J	К	С	Q	QN
1	Х	Х	Х	Х	Х	0	1
0	1	Х	Х	Х	Х	1	0
0	0	0	Х	Х	Х	Q <sub>0</sub>	$QN_0$
0	0	1	0	0	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	0	1	$\uparrow$	0	1
0	0	1	1	0	$\uparrow$	1	0
0	0	1	1	1	$\uparrow$	Toggle	Toggle

### **FJKCPN**

# J-K Flip-Flop with Asynchronous Clear, Preset and Inverted and Non-Inverted Outputs




FJKCPN is a single J-K-type flip-flop with J, K, asynchronous clear (CLR), and asynchronous preset (PRE) inputs and inverted (QN) and noninverted (Q) outputs. When High, the asynchronous clear (CLR) input overrides all other inputs and resets the Q output Low and the QN output to High. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and Q is set High whilst QN is set Low. When CLR and PRE are Low, Q and QN respond to the state of the J and K inputs during the Low-to-High clock transition, as shown in the following truth table.

		Out	puts			
CLR	PRE	J	к	С	Q	QN
1	Х	Х	Х	Х	0	1
0	1	Х	Х	Х	1	0
0	0	0	0	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	0	1	$\uparrow$	0	1
0	0	1	0	$\uparrow$	1	0
0	0	1	1	$\uparrow$	Toggle	Toggle

### **FJKP**


# J-K Flip-Flop with Asynchronous Preset



FJKP is a single J-K-type flip-flop with J, K, and asynchronous preset (PRE) inputs and data output (Q). When High, the asynchronous preset (PRE) input overrides all other inputs and sets the Q output High. When PRE is Low, the Q output responds to the state of the J and K inputs, as shown in the following truth table, during the Low-to-High clock transition.

	Output			
PRE	J	K	С	Q
1	Х	Х	Х	1
0	0	0	Х	Q <sub>0</sub>
0	0	1	$\uparrow$	0
0	1	0	$\uparrow$	1
0	1	1	$\uparrow$	Toggle

# FJKP\_1 J-K Negative Edge Flip-Flop with Asynchronous Preset




FJKP\_1 is a single J-K-type negative-edge triggered flip-flop with J, K, and asynchronous preset (PRE) inputs and data output (Q). When High, the asynchronous preset (PRE) input overrides all other inputs and sets the Q output High. When PRE is Low, the Q output responds to the state of the J and K inputs, as shown in the following truth table, during the High-to-Low clock transition.

	Output			
PRE	J	K	С	Q
1	Х	Х	Х	1
0	0	0	Х	Q <sub>0</sub>
0	0	1	$\rightarrow$	0
0	1	0	$\rightarrow$	1
0	1	1	$\rightarrow$	Toggle

## **FJKPE**


## J-K Flip-Flop with Clock Enable and Asynchronous Preset



FJKPE is a single J-K-type flip-flop with J, K, clock enable (CE), and asynchronous preset (PRE) inputs and data output (Q). When High, the asynchronous preset (PRE) overrides all other inputs and sets the Q output High. When PRE is Low and CE is High, the Q output responds to the state of the J and K inputs, as shown in the truth table, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Output				
PRE	CE	J	K	С	Q
1	Х	Х	Х	Х	1
0	0	Х	Х	Х	Q <sub>0</sub>
0	1	0	0	Х	Q <sub>0</sub>
0	1	0	1	$\uparrow$	0
0	1	1	0	$\uparrow$	1
0	1	1	1	$\uparrow$	Toggle

## FJKPE\_1 J-K Negative Edge Flip-Flop with Clock Enable and Asynchronous Preset




FJKPE\_1 is a single J-K-type negative-edge triggered flip-flop with J, K, clock enable (CE), and asynchronous preset (PRE) inputs and data output (Q). When High, the asynchronous preset (PRE) overrides all other inputs and sets the Q output High. When PRE is Low and CE is High, the Q output responds to the state of the J and K inputs, as shown in the truth table, during the High-to-Low clock (C) transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs							
PRE	CE	J	K	С	Output Q			
1	Х	Х	Х	Х	1			
0	0	Х	Х	Х	Q <sub>0</sub>			
0	1	0	0	Х	Q <sub>0</sub>			
0	1	0	1	$\rightarrow$	0			
0	1	1	0	$\rightarrow$	1			
0	1	1	1	$\downarrow$	Toggle			

### **FJKPEN**

# J-K Flip-Flop with Clock Enable, Asynchronous Preset and Inverted and Non-Inverted Outputs




FJKPEN is a single J-K-type flip-flop with J, K, clock enable (CE), and asynchronous preset (PRE) inputs and inverted (QN) and non-inverted (Q) outputs. When High, the asynchronous preset (PRE) overrides all other inputs and sets outputs Q to High and QN to Low. When PRE is Low and CE is High, the Q and QN outputs respond to the state of the J and K inputs, as shown in the truth table, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

		Out	puts			
PRE	CE	J	K	С	Q	QN
1	Х	Х	Х	Х	1	0
0	0	Х	Х	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	1	0	0	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	1	0	1	$\uparrow$	0	1
0	1	1	0	$\uparrow$	1	0
0	1	1	1	$\uparrow$	Toggle	Toggle

### **FJKPN**

### J-K Flip-Flop with Asynchronous Preset and Inverted and Non-Inverted Outputs




FJKPN is a single J-K-type flip-flop with J, K, and asynchronous preset (PRE) inputs and inverted (QN) and non-inverted (Q) outputs. When High, the asynchronous preset (PRE) input overrides all other inputs and sets the outputs Q to High and QN to Low. When PRE is Low, the Q and QN outputs respond to the state of the J and K inputs, as shown in the following truth table, during the Low-to-High clock transition.

	Inp	Outputs			
PRE	J	K	С	Q	QN
1	Х	Х	Х	1	0
0	0	0	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	$\uparrow$	0	1
0	1	0	$\uparrow$	1	0
0	1	1	$\uparrow$	Toggle	Toggle

## **FJKRSE**

## J-K Flip-Flop with Clock Enable and Synchronous Reset and Set




FJKRSE is a single J-K-type flip-flop with J, K, synchronous reset (R), synchronous set (S), and clock enable (CE) inputs and data output (Q). When synchronous reset (R) is High, all other inputs are ignored and output Q is reset Low. (Reset has precedence over Set.) When synchronous set (S) is High and R is Low, output Q is set High. When R and S are Low and CE is High, output Q responds to the state of the J and K inputs, according to the following truth table, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs								
R	S	CE	J	K	С	Outputs Q			
1	Х	Х	Х	Х	$\uparrow$	0			
0	1	Х	Х	Х	$\uparrow$	1			
0	0	0	Х	Х	Х	Q <sub>0</sub>			
0	0	1	0	0	Х	Q <sub>0</sub>			
0	0	1	0	1	$\uparrow$	0			
0	0	1	1	1	$\uparrow$	Toggle			
0	0	1	1	0	$\uparrow$	1			

## FJKRSE\_1

# J-K Negative Edge Flip-Flop with Clock Enable and Synchronous Reset and Set




FJKRSE\_1 is a single J-K-type negative-edge triggered flip-flop with J, K, synchronous reset (R), synchronous set (S), and clock enable (CE) inputs and data output (Q). When synchronous reset (R) is High, all other inputs are ignored and output Q is reset Low. (Reset has precedence over Set.) When synchronous set (S) is High and R is Low, output Q is set High. When R and S are Low and CE is High, output Q responds to the state of the J and K inputs, according to the following truth table, during the Highto-Low clock (C) transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

FJKRSE\_1

	Output					
R	s	CE	J	K	С	Q
1	Х	Х	Х	Х	$\rightarrow$	0
0	1	Х	Х	Х	$\rightarrow$	1
0	0	0	Х	Х	Х	Q <sub>0</sub>
0	0	1	0	0	Х	Q <sub>0</sub>
0	0	1	0	1	$\rightarrow$	0
0	0	1	1	1	$\rightarrow$	Toggle
0	0	1	1	0	$\rightarrow$	1

#### **FJKRSEN**

#### J-K Flip-Flop with Clock Enable, Synchronous Reset and Set and Inverted and Non-Inverted Outputs




FJKRSEN

FJKRSEN is a single J-K-type flip-flop with J, K, synchronous reset (R), synchronous set (S), and clock enable (CE) inputs and inverted (QN) and non-inverted (Q) outputs. When synchronous reset (R) is High, all other inputs are ignored and outputs Q is reset Low whilst QN is reset High. (Reset has precedence over Set.) When synchronous set (S) is High and R is Low, output Q is set High whilst QN is set Low. When R and S are Low and CE is High, outputs Q and QN respond to the state of the J and K inputs, according to the following truth table, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

		Out	puts				
R	S	CE	J	K	С	Q	QN
1	Х	Х	Х	Х	$\uparrow$	0	1
0	1	Х	Х	Х	$\uparrow$	1	0
0	0	0	Х	Х	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	0	0	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	0	1	$\uparrow$	0	1
0	0	1	1	1	$\uparrow$	Toggle	Toggle
0	0	1	1	0	$\uparrow$	1	0

## FJKSRE

# J-K Flip-Flop with Clock Enable and Synchronous Set and Reset




FJKSRE

FJKSRE is a single J-K-type flip-flop with J, K, synchronous set (S), synchronous reset (R), and clock enable (CE) inputs and data output (Q). When synchronous set (S) is High, all other inputs are ignored and output Q is set High. (Set has precedence over Reset.) When synchronous reset (R) is High and S is Low, output Q is reset Low. When S and R are Low and CE is High, output Q responds to the state of the J and K inputs, as shown in the following truth table, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs								
S	R	CE	J	K	С	Output Q			
1	Х	Х	Х	Х	$\uparrow$	1			
0	1	Х	Х	Х	$\uparrow$	0			
0	0	0	Х	Х	Х	Q <sub>0</sub>			
0	0	1	0	0	Х	Q <sub>0</sub>			
0	0	1	0	1	$\uparrow$	0			
0	0	1	1	0	$\uparrow$	1			
0	0	1	1	1	$\uparrow$	Toggle			

# FJKSRE\_1

# J-K Negative Edge Flip-Flop with Clock Enable and Synchronous Set and Reset




FJKSRE\_1

FJKSRE\_1 is a single J-K-type negative-edge triggered flip-flop with J, K, synchronous set (S), synchronous reset (R), and clock enable (CE) inputs and data output (Q). When synchronous set (S) is High, all other inputs are ignored and output Q is set High. (Set has precedence over Reset.) When synchronous reset (R) is High and S is Low, output Q is reset Low. When S and R are Low and CE is High, output Q responds to the state of the J and K inputs, as shown in the following truth table, during the High-to-Low clock (C) transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs								
S	R	CE	J	ĸ	С	Output Q			
1	Х	Х	Х	Х	$\downarrow$	1			
0	1	Х	Х	Х	$\rightarrow$	0			
0	0	0	Х	Х	Х	Q <sub>0</sub>			
0	0	1	0	0	Х	Q <sub>0</sub>			
0	0	1	0	1	$\rightarrow$	0			
0	0	1	1	0	$\rightarrow$	1			
0	0	1	1	1	$\downarrow$	Toggle			

#### **FJKSREN**

# J-K Flip-Flop with Clock Enable, Synchronous Set and Reset and Inverted and Non-Inverted Outputs




FJKSREN

FJKSREN is a single J-K-type flip-flop with J, K, synchronous set (S), synchronous reset (R), and clock enable (CE) inputs and inverted (QN) and non-inverted (Q) outputs. When synchronous set (S) is High, all other inputs are ignored and output Q is set High whilst QN is set Low. (Set has precedence over Reset.) When synchronous reset (R) is High and S is Low, output Q is reset Low whilst QN is reset High. When S and R are Low and CE is High, outputs Q and QN respond to the state of the J and K inputs, as shown in the following truth table, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

		Out	puts				
S	R	CE	J	ĸ	С	Q	QN
1	Х	Х	Х	Х	$\uparrow$	1	0
0	1	Х	Х	Х	$\uparrow$	0	1
0	0	0	Х	Х	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	0	0	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	0	1	$\uparrow$	0	1
0	0	1	1	0	$\uparrow$	1	0
0	0	1	1	1	$\uparrow$	Toggle	Toggle

## FTC

# Toggle Flip-Flop with Toggle Enable and Asynchronous Clear



FTC is a synchronous, resettable toggle flip-flop. When High, the asynchronous clear (CLR) input overrides all other inputs and resets the data output (Q) Low. The Q output toggles, or changes state, when the toggle enable (T) input is High and CLR is Low during the Low-to-High clock transition.

Inputs Output CLR С Т Q Х Х 0 1 0 0 Х  $Q_0$ ↑ 0 1 Toggle

### FTC\_1

# Negative Edge Toggle Flip-Flop with Toggle Enable and Asynchronous Clear




FTC\_1 is a synchronous, resettable negative-edge toggle flip-flop. When High, the asynchronous clear (CLR) input, overrides all other inputs and resets the data output (Q) Low. The Q output toggles, or changes state, when the toggle enable (T) input is High and CLR is Low during the High-to-Low clock transition.

FTC\_1

	Inputs				
CLR	Т	С	Q		
1	Х	Х	0		
0	0	Х	Q <sub>0</sub>		
0	1	$\rightarrow$	Toggle		

### FTCE

## Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear




FTCE is a toggle flip-flop with toggle and clock enable and asynchronous clear. When the asynchronous clear (CLR) input is High all other inputs are ignored and the data output (Q) is reset Low. When CLR is Low and toggle enable (T) and clock enable (CE) are High, Q output toggles, or changes state, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Output						
CLR	Inputs R CE T C						
1	Х	Х	Х	0			
0	0	Х	Х	Q <sub>0</sub>			
0	1	0	Х	Q <sub>0</sub>			
0	1	1	$\uparrow$	Toggle			

### FTCE\_1

## Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear




FTCE\_1 is a negative-edge toggle flip-flop with toggle, clock enable and asynchronous clear. When the asynchronous clear (CLR) input is High all other inputs are ignored and the data output (Q) is reset Low. When CLR is Low and toggle enable (T) and clock enable (CE) are High, Q output toggles, or changes state, during the High-to-Low clock (C) transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Output			
CLR	CE	Q		
1	Х	Х	Х	0
0	0	Х	Х	Q <sub>0</sub>
0	1	0	Х	Q <sub>0</sub>
0	1	1	$\rightarrow$	Toggle

#### FTCEN

### Toggle Flip-Flop with Toggle, Clock Enable, Asynchronous Clear and Dual Outputs




FTCEN is a toggle flip-flop with toggle and clock enable and asynchronous clear. When the asynchronous clear (CLR) input is High all other inputs are ignored and the data outputs Q is reset Low and QN is reset High. When CLR is Low and toggle enable (T) and clock enable (CE) are High, Q and QN outputs both toggle, or change state, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

	Inp	Outputs			
CLR	CE	Т	С	Q	QN
1	Х	Х	Х	0	1
0	0	Х	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	1	0	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	1	1	$\uparrow$	Toggle	Toggle

#### **FTCLE**

## Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Asynchronous Clear




FTCLE

FTCLE is a toggle/loadable flip-flop with toggle and clock enable and asynchronous clear. When the asynchronous clear input (CLR) is High, all other inputs are ignored and output Q is reset Low. When load enable input (L) is High and CLR is Low, clock enable (CE) is overridden and the data on data input (D) is loaded into the flip-flop during the Low-to-High clock (C) transition. When toggle enable (T) and CE are High and L and CLR are Low, output Q toggles, or changes state, during the Low- to-High clock transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs							
CLR	L	CE	Т	D	С	Q		
1	Х	Х	Х	Х	Х	0		
0	1	Х	Х	1	$\leftarrow$	1		
0	1	Х	Х	0	$\leftarrow$	0		
0	0	0	Х	Х	Х	Q <sub>0</sub>		
0	0	1	0	Х	Х	Q <sub>0</sub>		
0	0	1	1	Х	$\uparrow$	Toggle		

### FTCLE\_1

### Toggle/Loadable Negative Edge Flip-Flop with Toggle and Clock Enable and Asynchronous Clear




FTCLE\_1

FTCLE\_1 is a negative-edge toggle/loadable flip-flop with toggle and clock enable and asynchronous clear. When the asynchronous clear input (CLR) is High, all other inputs are ignored and output Q is reset Low. When load enable input (L) is High and CLR is Low, clock enable (CE) is overridden and the data on data input (D) is loaded into the flip-flop during the High-to-Low clock (C) transition. When toggle enable (T) and CE are High and L and CLR are Low, output Q toggles, or changes state, during the Low- to-High clock transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs							
CLR	Ц	CE	Т	D	С	Outputs Q		
1	Х	Х	Х	Х	Х	0		
0	1	Х	Х	1	$\rightarrow$	1		
0	1	Х	Х	0	$\rightarrow$	0		
0	0	0	Х	Х	Х	Q <sub>0</sub>		
0	0	1	0	Х	Х	Q <sub>0</sub>		
0	0	1	1	Х	$\rightarrow$	Toggle		

#### **FTCLEN**

### Toggle/Loadable Flip-Flop with Toggle, Clock Enable, Asynchronous Clear and Inverted and Non-Inverted Outputs



FTCLEN

FTCLEN is a toggle/loadable flip-flop with toggle and clock enable and asynchronous clear. When the asynchronous clear input (CLR) is High, all other inputs are ignored and output Q is reset Low whilst QN is reset High. When load enable input (L) is High and CLR is Low, clock enable (CE) is overridden and the data on data input (D) is loaded into the flip-flop during the Low-to-High clock (C) transition. When toggle enable (T) and CE are High and L and CLR are Low, outputs Q and QN both toggle, or changes state, during the Low-to-High clock transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

	Inputs						puts
CLR	L	CE	Т	D	С	Q	QN
1	Х	Х	Х	Х	Х	0	1
0	1	Х	Х	1	$\uparrow$	1	0
0	1	Х	Х	0	$\uparrow$	0	1
0	0	0	Х	Х	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	0	Х	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	1	Х	$\uparrow$	Toggle	Toggle

#### **FTCN**

### Toggle Flip-Flop with Toggle Enable, Asynchronous Clear and Inverted and Non-Inverted Outputs




FTCN is a synchronous, resettable toggle flip-flop. When High, the asynchronous clear (CLR) input, overrides all other inputs and resets the data outputs Q to Low and QN to High. The Q and QN outputs both toggle, or changes state, when the toggle enable (T) input is High and CLR is Low during the Low-to-High clock transition.

FTCN

Inputs			Outputs		
CLR	Т	С	Q	QN	
1	Х	Х	0	1	
0	0	Х	Q <sub>0</sub>	QN <sub>0</sub>	
0	1	$\uparrow$	Toggle	Toggle	

#### **FTCP**

## Toggle Flip-Flop with Toggle Enable and Asynchronous Clear and Preset




FTCP is a toggle flip-flop with toggle enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and the output (Q) is reset Low. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and Q is set High. When the toggle enable input (T) is High and CLR and PRE are Low, output Q toggles, or changes state, during the Low-to-High clock (C) transition.

FTCP

	Output			
CLR	PRE	Т	С	Q
1	Х	Х	Х	0
0	1	Х	Х	1
0	0	0	Х	Q <sub>0</sub>
0	0	1	$\uparrow$	Toggle

### FTCP\_1

## Negative Edge Toggle Flip-Flop with Toggle Enable and Asynchronous Clear and Preset




FTCP\_1 is a negative-edge toggle flip-flop with toggle enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and the output (Q) is reset Low. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and Q is set High. When the toggle enable input (T) is High and CLR and PRE are Low, output Q toggles, or changes state, during the High-to-Low clock (C) transition.

FTCP 1

	Output			
CLR	PRE	Т	С	Q
1	Х	Х	Х	0
0	1	Х	Х	1
0	0	0	Х	Q <sub>0</sub>
0	0	1	$\downarrow$	Toggle

#### **FTCPE**

## Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset




FTCPE

FTCPE is a toggle flip-flop with toggle and clock enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and the output (Q) is reset Low. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and Q is set High. When the toggle enable input (T) and the clock enable input (CE) are High and CLR and PRE are Low, output Q toggles, or changes state, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Output				
CLR	PRE	CE	Т	С	Q
1	Х	Х	Х	Х	0
0	1	Х	Х	Х	1
0	0	0	Х	Х	Q <sub>0</sub>
0	0	1	0	Х	Q <sub>0</sub>
0	0	1	1	$\uparrow$	Toggle

### FTCPE\_1

### Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset




FTCPE 1

FTCPE\_1 is a negative-edge toggle flip-flop with toggle and clock enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and the output (Q) is reset Low. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and Q is set High. When the toggle enable input (T) and the clock enable input (CE) are High and CLR and PRE are Low, output Q toggles, or changes state, during the High-to-Low clock (C) transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs						
CLR	PRE	CE	Т	С	Q		
1	Х	Х	Х	Х	0		
0	1	Х	Х	Х	1		
0	0	0	Х	Х	Q <sub>0</sub>		
0	0	1	0	Х	Q <sub>0</sub>		
0	0	1	1	$\rightarrow$	Toggle		

#### **FTCPEN**

## Toggle Flip-Flop with Toggle, Clock Enable, Asynchronous Clear and Preset and Inverted and Non-Inverted Outputs




FTCPEN

FTCPEN is a toggle flip-flop with toggle and clock enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and the output Q is reset Low whilst QN is reset High. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and Q is set High whilst QN is set Low. When the toggle enable input (T) and the clock enable input (CE) are High and CLR and PRE are Low, output Q and QN both toggle, or changes state, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

		Outputs				
CLR	PRE	CE	Т	С	Q	QN
1	Х	Х	Х	Х	0	1
0	1	Х	Х	Х	1	0
0	0	0	Х	Х	Q <sub>0</sub>	$QN_0$
0	0	1	0	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	1	$\uparrow$	Toggle	Toggle

### FTCPLE

### Loadable Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset




FTCPLE is a loadable toggle flip-flop with toggle and clock enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and the output (Q) is reset Low. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and Q is set High. When the load input (L) is High, the clock enable input (CE) is overridden and data on data input (D) is loaded into the flip-flop during the Low-to-High clock transition. When the toggle enable input (T) and the clock enable input (CE) are High and CLR, PRE, and L are Low, output Q toggles, or changes state, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs								
CLR	PRE	L	CE	Т	C	D	Q		
1	Х	Х	Х	Х	Х	Х	0		
0	1	Х	Х	Х	Х	Х	1		
0	0	1	Х	Х	$\leftarrow$	0	0		
0	0	1	Х	Х	$\leftarrow$	1	1		
0	0	0	0	Х	Х	Х	Q <sub>0</sub>		
0	0	0	1	0	Х	Х	Q <sub>0</sub>		
0	0	0	1	1	1	Х	Toggle		

### FTCPLE\_1

#### Loadable Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset




FTCPLE\_1

FTCPLE\_1 is a loadable negative-edge toggle flip-flop with toggle and clock enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and the output (Q) is reset Low. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and Q is set High. When the load input (L) is High, the clock enable input (CE) is overridden and data on data input (D) is loaded into the flip-flop during the High-to-Low clock transition. When the toggle enable input (T) and the clock enable input (CE) are High and CLR, PRE, and L are Low, output Q toggles, or changes state, during the High-to-Low clock (C) transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs								
CLR	PRE	L	CE	Т	c	D	Q		
1	Х	Х	Х	Х	Х	Х	0		
0	1	Х	Х	Х	Х	Х	1		
0	0	1	Х	Х	$\rightarrow$	0	0		
0	0	1	Х	Х	$\rightarrow$	1	1		
0	0	0	0	Х	Х	Х	Q <sub>0</sub>		
0	0	0	1	0	Х	Х	Q <sub>0</sub>		
0	0	0	1	1	$\rightarrow$	Х	Toggle		

#### **FTCPLEN**

### Loadable Toggle Flip-Flop with Toggle, Clock Enable, Asynchronous Clear and Preset and Inverted and Non-Inverted Outputs




FTCPLEN is a loadable toggle flip-flop with toggle and clock enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and output Q is reset Low whilst QN is reset High. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and Q is set High whilst QN is set Low. When the load input (L) is High, the clock enable input (CE) is overridden and data on data input (D) is loaded into the flip-flop during the Low-to-High clock transition. When the toggle enable input (T) and the clock enable input (CE) are High and CLR, PRE, and L are Low, outputs Q and QN both toggle, or changes state, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

		Out	puts					
CLR	PRE	L	CE	Т	С	D	Q	QN
1	Х	Х	Х	Х	Х	Х	0	1
0	1	Х	Х	Х	Х	Х	1	0
0	0	1	Х	Х	$\uparrow$	0	0	1
0	0	1	Х	Х	$\uparrow$	1	1	0
0	0	0	0	Х	Х	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	0	1	0	Х	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	0	1	1	$\uparrow$	Х	Toggle	Toggle

#### **FTCPN**

## Toggle Flip-Flop with Toggle Enable, Asynchronous Clear, Preset and Inverted and Non-Inverted Outputs




FTCPN is a toggle flip-flop with toggle enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and the output Q is reset Low whilst QN is reset High. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and Q is set High whilst QN is set Low. When the toggle enable input (T) is High and CLR and PRE are Low, outputs Q and QN both toggle, or changes state, during the Low-to-High clock (C) transition.

	Inp	Outputs			
CLR	PRE	T C		Q	QN
1	Х	Х	Х	0	1
0	1	Х	Х	1	0
0	0	0	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	$\uparrow$	Toggle	Toggle

FTCPN

#### FTP

#### Toggle Flip-Flop with Toggle Enable and Asynchronous Preset



FTP is a toggle flip-flop with toggle enable and asynchronous preset. When the asynchronous preset (PRE) input is High, all other inputs are ignored and output Q is set High. When toggle-enable input (T) is High and PRE is Low, output Q toggles, or changes state, during the Low-to-High clock (C) transition.

	Inputs					
PRE	Т	С	Q			
1	Х	Х	1			
0	0	Х	Q <sub>0</sub>			
0	1	$\uparrow$	Toggle			

### FTP\_1

## Negative Edge Toggle Flip-Flop with Toggle Enable and Asynchronous Preset




FTP\_1 is a negative-edge toggle flip-flop with toggle enable and asynchronous preset. When the asynchronous preset (PRE) input is High, all other inputs are ignored and output Q is set High. When toggle-enable input (T) is High and PRE is Low, output Q toggles, or changes state, during the High-to-Low clock (C) transition.

	Inputs					
PRE	Т	С	Q			
1	Х	Х	1			
0	0	Х	Q <sub>0</sub>			
0	1	$\rightarrow$	Toggle			

### FTPE

## Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Preset




FTPE is a toggle flip-flop with toggle and clock enable and asynchronous preset. When the asynchronous preset (PRE) input is High, all other inputs are ignored and output Q is set High. When the toggle enable input (T) is High, clock enable (CE) is High, and PRE is Low, output Q toggles, or changes state, during the Low-to-High clock transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs							
PRE	CE	Т	С	Q				
1	Х	Х	Х	1				
0	0	Х	Х	Q <sub>0</sub>				
0	1	0	Х	Q <sub>0</sub>				
0	1	1	$\uparrow$	Toggle				

### FTPE\_1

## Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Preset



FTPE\_1 is a negative-edge toggle flip-flop with toggle and clock enable and asynchronous preset. When the asynchronous preset (PRE) input is High, all other inputs are ignored and output Q is set High. When the toggle enable input (T) is High, clock enable (CE) is High, and PRE is Low, output Q toggles, or changes state, during the High-to-Low clock transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs							
PRE	CE	Т	С	Q				
1	Х	Х	Х	1				
0	0	Х	Х	Q <sub>0</sub>				
0	1	0	Х	Q <sub>0</sub>				
0	1	1	$\rightarrow$	Toggle				

#### **FTPEN**

### Toggle Flip-Flop with Toggle, Clock Enable, Asynchronous Preset and Inverted and Non-Inverted Outputs




FTPEN is a toggle flip-flop with toggle and clock enable and asynchronous preset. When the asynchronous preset (PRE) input is High, all other inputs are ignored and output Q is set High whilst QN is set Low. When the toggle enable input (T) is High, clock enable (CE) is High, and PRE is Low, outputs Q and QN toggle, or changes state, during the Lowto-High clock transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

	Inp	Outputs			
PRE	CE	T C		Q	QN
1	Х	Х	Х	1	0
0	0	Х	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	1	0	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	1	1	$\uparrow$	Toggle	Toggle

#### **FTPLE**

## Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Asynchronous Preset




FTPLE is a toggle/loadable flip-flop with toggle and clock enable and asynchronous preset. When the asynchronous preset input (PRE) is High, all other inputs are ignored and output Q is set High. When the load enable input (L) is High and PRE is Low, the clock enable (CE) is overridden and the data (D) is loaded into the flip-flop during the Low-to-High clock transition. When L and PRE are Low and toggle-enable input (T) and CE are High, output Q toggles, or changes state, during the Low-to-High clock transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs								
PRE	L	CE	Т	D	С	Output Q			
1	Х	Х	Х	Х	Х	1			
0	1	Х	Х	1	$\uparrow$	1			
0	1	Х	Х	0	$\uparrow$	0			
0	0	0	Х	Х	Х	Q <sub>0</sub>			
0	0	1	0	Х	Х	Q <sub>0</sub>			
0	0	1	1	Х	$\uparrow$	Toggle			

### FTPLE\_1

### Toggle/Loadable Negative Edge Flip-Flop with Toggle and Clock Enable and Asynchronous Preset




FTPLE\_1 is a negative-edge toggle/loadable flip-flop with toggle and clock enable and asynchronous preset. When the asynchronous preset input (PRE) is High, all other inputs are ignored and output Q is set High. When the load enable input (L) is High and PRE is Low, the clock enable (CE) is overridden and the data (D) is loaded into the flip-flop during the High-to-Low clock transition. When L and PRE are Low and toggle-enable input (T) and CE are High, output Q toggles, or changes state, during the Highto-Low clock transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs								
PRE	Ц	CE	Т	D	С	Q			
1	Х	Х	Х	Х	Х	1			
0	1	Х	Х	1	$\rightarrow$	1			
0	1	Х	Х	0	$\rightarrow$	0			
0	0	0	Х	Х	Х	Q <sub>0</sub>			
0	0	1	0	Х	Х	Q <sub>0</sub>			
0	0	1	1	Х	$\rightarrow$	Toggle			

#### **FTPLEN**

### Toggle/Loadable Flip-Flop with Toggle, Clock Enable, Asynchronous Preset and Inverted and Non-inverted Outputs




FTPLEN is a toggle/loadable flip-flop with toggle and clock enable and asynchronous preset. When the asynchronous preset input (PRE) is High, all other inputs are ignored and output Q is set High whilst QN is set Low. When the load enable input (L) is High and PRE is Low, the clock enable (CE) is overridden and the data (D) is loaded into the flip-flop during the Low-to-High clock transition. When L and PRE are Low and toggle-enable input (T) and CE are High, outputs Q and QN both toggle, or changes state, during the Low-to-High clock transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

		Outputs					
PRE	L	CE	Т	D	С	Q	QN
1	Х	Х	Х	Х	Х	1	0
0	1	Х	Х	1	$\uparrow$	1	0
0	1	Х	Х	0	$\uparrow$	0	1
0	0	0	Х	Х	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	0	Х	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	1	Х	$\uparrow$	Toggle	Toggle

#### FTPN

### Toggle Flip-Flop with Toggle Enable, Asynchronous Preset and Inverted and Non-Inverted Outputs




FTPN is a toggle flip-flop with toggle enable and asynchronous preset. When the asynchronous preset (PRE) input is High, all other inputs are ignored and output Q is set High whilst QN is set Low. When toggleenable input (T) is High and PRE is Low, outputs Q and QN both toggle, or changes state, during the Low-to-High clock (C) transition.

	Inputs	Outputs		
PRE	Т	C Q		QN
1	Х	Х	1	0
0	0	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	1	$\uparrow$	Toggle	Toggle

#### **FTRSE**

### Toggle Flip-Flop with Toggle and Clock Enable and Synchronous Reset and Set




FTRSE

FTRSE is a toggle flip-flop with toggle and clock enable and synchronous reset and set. When the synchronous reset input (R) is High, it overrides all other inputs and the data output (Q) is reset Low. When the synchronous set input (S) is High and R is Low, clock enable input (CE) is overridden and output Q is set High. (Reset has precedence over Set.) When toggle enable input (T) and CE are High and R and S are Low, output Q toggles, or changes state, during the Low-to-High clock transition.

Inputs Output С R S CE т Q 1 Х Х Х  $\uparrow$ 0 ↑ 0 1 Х Х 1 0 0 0 Х Х  $Q_0$ 0 0 1 0 Х  $Q_0$ 0 0 1 1  $\uparrow$ Toggle

### FTRSE\_1

### Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Synchronous Reset and Set



FTRSE 1


FTRSE\_1 is a negative-edge toggle flip-flop with toggle and clock enable and synchronous reset and set. When the synchronous reset input (R) is High, it overrides all other inputs and the data output (Q) is reset Low. When the synchronous set input (S) is High and R is Low, clock enable input (CE) is overridden and output Q is set High. (Reset has precedence over Set.) When toggle enable input (T) and CE are High and R and S are Low, output Q toggles, or changes state, during the High-to-Low clock transition.

	Output							
R	Inputs R S CE T C							
1	Х	Х	Х	$\downarrow$	0			
0	1	Х	Х	$\downarrow$	1			
0	0	0	Х	Х	Q <sub>0</sub>			
0	0	1	0	Х	Q <sub>0</sub>			
0	0	1	1	$\downarrow$	Toggle			

Version (v2.204) Jul 17, 2008

#### **FTRSEN**

### Toggle Flip-Flop with Toggle, Clock Enable, Synchronous Reset and Set and Inverted and Non-Inverted Outputs




FTRSEN is a toggle flip-flop with toggle and clock enable and synchronous reset and set. When the synchronous reset input (R) is High, it overrides all other inputs and the data output Q is reset Low whilst QN is reset High. When the synchronous set input (S) is High and R is Low, clock enable input (CE) is overridden and output Q is set High whilst QN is set Low. (Reset has precedence over Set.) When toggle enable input (T) and CE are High and R and S are Low, outputs Q and QN both toggle, or changes state, during the Low-to-High clock transition.

FTRSEN

		Outputs				
R	s	CE T C			Q	QN
1	Х	Х	Х	$\uparrow$	0	1
0	1	Х	Х	$\uparrow$	1	0
0	0	0	Х	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	0	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	1	$\uparrow$	Toggle	Toggle

### FTRSLE

### Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Synchronous Reset and Set




FTRSLE is a toggle/loadable flip-flop with toggle and clock enable and synchronous reset and set. When High the synchronous reset input (R) overrides all other inputs and resets the data output (Q) Low. (Reset has precedence over Set.) When R is Low and synchronous set input (S) is High, the clock enable input (CE) is overridden and output Q is set High. When R and S are Low and load enable input (L) is High, CE is overridden and data on data input (D) is loaded into the flip-flop during the Low-to-High clock transition. When R, S, and L are Low, CE is High and T is High, output Q toggles, or changes state, during the Low-to-High clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs								
R	S	L	CE	Т	D	С	Output Q		
1	0	Х	Х	Х	Х	$\uparrow$	0		
0	1	Х	Х	Х	Х	$\uparrow$	1		
0	0	1	Х	Х	1	$\uparrow$	1		
0	0	1	Х	Х	0	$\uparrow$	0		
0	0	0	0	Х	Х	Х	Q <sub>0</sub>		
0	0	0	1	0	Х	Х	Q <sub>0</sub>		
0	0	0	1	1	Х	$\uparrow$	Toggle		

#### FTRSLE\_1

## Toggle/Loadable Negative Edge Flip-Flop with Toggle and Clock Enable and Synchronous Reset and Set




FTRSLE\_1

FTRSLE\_1 is a negative-edge toggle/loadable flip-flop with toggle and clock enable and synchronous reset and set. When High the synchronous reset input (R) overrides all other inputs and resets the data output (Q) Low. (Reset has precedence over Set.) When R is Low and synchronous set input (S) is High, the clock enable input (CE) is overridden and output Q is set High. When R and S are Low and load enable input (L) is High, CE is overridden and data on data input (D) is loaded into the flip-flop during the High-to-Low clock transition. When R, S, and L are Low, CE is High and T is High, output Q toggles, or changes state, during the High-to-Low clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs							
R	S	L	CE	Т	D	С	Outputs Q	
1	0	Х	Х	Х	Х	$\downarrow$	0	
0	1	Х	Х	Х	Х	$\rightarrow$	1	
0	0	1	Х	Х	1	$\rightarrow$	1	
0	0	1	Х	Х	0	$\rightarrow$	0	
0	0	0	0	Х	Х	Х	Q <sub>0</sub>	
0	0	0	1	0	Х	Х	Q <sub>0</sub>	
0	0	0	1	1	Х	$\downarrow$	Toggle	

#### **FTRSLEN**

#### Toggle/Loadable Flip-Flop with Toggle, Clock Enable, Synchronous Reset and Set and Inverted and Non-Inverted Outputs




FTRSLEN is a toggle/loadable flip-flop with toggle and clock enable and synchronous reset and set. When High the synchronous reset input (R) overrides all other inputs and resets the data output Q to Low and Q to High. (Reset has precedence over Set.) When R is Low and synchronous set input (S) is High, the clock enable input (CE) is overridden and output Q is set High whilst QN is set Low. When R and S are Low and load enable input (L) is High, CE is overridden and data on data input (D) is loaded into the flip-flop during the Low-to-High clock transition. When R, S, and L are Low, CE is High and T is High, outputs Q and QN both toggle, or changes state, during the Low-to-High clock transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

			Inputs				Out	puts
R	S	L	CE	Т	D	С	Q	QN
1	0	Х	Х	Х	Х	$\uparrow$	0	1
0	1	Х	Х	Х	Х	$\uparrow$	1	0
0	0	1	Х	Х	1	$\uparrow$	1	0
0	0	1	Х	Х	0	$\uparrow$	0	1
0	0	0	0	Х	Х	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	0	1	0	Х	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	0	1	1	Х	$\uparrow$	Toggle	Toggle



#### **FTSRE**

### Toggle Flip-Flop with Toggle and Clock Enable and Synchronous Set and Reset




FTSRE is a toggle flip-flop with toggle and clock enable and synchronous set and reset. When High, the synchronous set input overrides all other inputs and sets data output (Q) High. (Set has precedence over Reset.) When synchronous reset input (R) is High and S is Low, clock enable input (CE) is overridden and output Q is reset Low. When toggle enable input (T) and CE are High and S and R are Low, output Q toggles, or changes state, during the Low-to-High clock transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

FTSRE

	Output						
s	R						
1	Х	Х	Х	$\uparrow$	1		
0	1	Х	Х	$\uparrow$	0		
0	0	0	Х	Х	Q <sub>0</sub>		
0	0	1	0	Х	Q <sub>0</sub>		
0	0	1	1	$\uparrow$	Toggle		

### FTSRE\_1

### Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Synchronous Set and Reset




FTSRE 1

FTSRE\_1 is a negative-edge toggle flip-flop with toggle and clock enable and synchronous set and reset. When High, the synchronous set input overrides all other inputs and sets data output (Q) High. (Set has precedence over Reset.) When synchronous reset input (R) is High and S is Low, clock enable input (CE) is overridden and output Q is reset Low. When toggle enable input (T) and CE are High and S and R are Low, output Q toggles, or changes state, during the High-to-Low clock transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs								
S	R	Output Q							
1	Х	Х	Х	$\rightarrow$	1				
0	1	Х	Х	$\rightarrow$	0				
0	0	0	Х	Х	Q <sub>0</sub>				
0	0	1	0	Х	Q <sub>0</sub>				
0	0	1	1	$\rightarrow$	Toggle				

#### **FTSREN**

## Toggle Flip-Flop with Toggle, Clock Enable, Synchronous Set and Reset and Inverted and Non-Inverted Outputs




FTSREN is a toggle flip-flop with toggle and clock enable and synchronous set and reset. When High the synchronous set input overrides all other inputs and sets data outputs Q to High and QN to low. (Set has precedence over Reset.) When synchronous reset input (R) is High and S is Low, clock enable input (CE) is overridden and output Q is reset Low whilst QN is reset High. When toggle enable input (T) and CE are High and S and R are Low, outputs Q and QN both toggle, or changes state, during the Low-to-High clock transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

		Outputs				
S	R	CE T C			Q	QN
1	Х	Х	Х	$\uparrow$	1	0
0	1	Х	Х	$\uparrow$	0	1
0	0	0	Х	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	0	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	1	1	$\uparrow$	Toggle	Toggle

FTSREN

#### **FTSRLE**

### Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Synchronous Set and Reset




FTSRLE is a toggle/loadable flip-flop with toggle and clock enable and synchronous set and reset. When High, the synchronous set input (S) overrides all other inputs and sets data output (Q) High. (Set has precedence over Reset.) When synchronous reset (R) is High and S is Low, clock enable input (CE) is overridden and output Q is reset Low. When load enable input (L) is High and S and R are Low, CE is overridden and data on data input (D) is loaded into the flip-flop during the Low-to-High clock transition. When the toggle enable input (T) and CE are High and S, R, and L are Low, output Q toggles, or changes state, during the Low-to- High clock transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

	Inputs								
S	R	L	CE	Т	D	С	Output Q		
1	Х	Х	Х	Х	Х	$\uparrow$	1		
0	1	Х	Х	Х	Х	$\uparrow$	0		
0	0	1	Х	Х	1	$\uparrow$	1		
0	0	1	Х	Х	0	$\uparrow$	0		
0	0	0	0	Х	Х	Х	Q <sub>0</sub>		
0	0	0	1	0	Х	Х	Q <sub>0</sub>		
0	0	0	1	1	Х	$\uparrow$	Toggle		

#### FTSRLE\_1

#### Toggle/Loadable Negative Edge Flip-Flop with Toggle and Clock Enable and Synchronous Set and Reset




FTSRLE\_1

FTSRLE\_1 is a negative-edge toggle/loadable flip-flop with toggle and clock enable and synchronous set and reset. When High, the synchronous set input (S) overrides all other inputs and sets data output (Q) High. (Set has precedence over Reset.) When synchronous reset (R) is High and S is Low, clock enable input (CE) is overridden and output Q is reset Low. When load enable input (L) is High and S and R are Low, CE is overridden and data on data input (D) is loaded into the flip-flop during the High-to-Low clock transition. When the toggle enable input (T) and CE are High and S, R, and L are Low, output Q toggles, or changes state, during the High-to-Low clock transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

Inputs							Output
S	R	L	CE	Т	D	С	Q
1	Х	Х	Х	Х	Х	$\rightarrow$	1
0	1	Х	Х	Х	Х	$\rightarrow$	0
0	0	1	Х	Х	1	$\rightarrow$	1
0	0	1	Х	Х	0	$\rightarrow$	0
0	0	0	0	Х	Х	Х	Q <sub>0</sub>
0	0	0	1	0	Х	Х	Q <sub>0</sub>
0	0	0	1	1	Х	$\rightarrow$	Toggle


#### **FTSRLEN**

#### Toggle/Loadable Flip-Flop with Toggle, Clock Enable, Synchronous Set and Reset and Inverted and Non-Inverted **Outputs**



FTSRLEN is a toggle/loadable flip-flop with toggle and clock enable and synchronous set and reset. When High, the synchronous set input (S) overrides all other inputs and sets data output Q to High whilst QN is set Low. (Set has precedence over Reset.) When synchronous reset (R) is High and S is Low, clock enable input (CE) is overridden and output Q is reset Low whilst Qn is reset High. When load enable input (L) is High and S and R are Low, CE is overridden and data on data input (D) is loaded into the flip-flop during the Low-to-High clock transition. When the toggle enable input (T) and CE are High and S, R, and L are Low, outputs Q and QN both toggle, or changes state, during the Low-to- High clock transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

		Out	puts					
S	R	L	CE	Т	D	С	Q	QN
1	Х	Х	Х	Х	Х	$\uparrow$	1	0
0	1	Х	Х	Х	Х	$\uparrow$	0	1
0	0	1	Х	Х	1	$\uparrow$	1	0
0	0	1	Х	Х	0	$\uparrow$	0	1
0	0	0	0	Х	Х	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	0	1	0	Х	Х	Q <sub>0</sub>	QN <sub>0</sub>
0	0	0	1	1	Х	$\uparrow$	Toggle	Toggle



### INV – INV32 Inverters



INV

INV3B



INV4B

Inputs Outputs							
10		In-1	00		On-1		
0	0	0	1	1	1		
0	0	1	1	1	0		
0	1	1	1	0	0		

0

They invert all input signals (I) to the outputs (O).

n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16

1





INV9B



[9..0]

INV10B

1

1



0

0

These are 1-, 2-, 3-, 4-, 5-, 6-, 7-, 8-, 9-, 10-, 12-, 16-, 32-bit inverters.

INV7B

INV12B

11..0



INV16B

[31.0] **(**)

INV32B



->-	
->-	
->-	
->-	$\rightarrow \sim \sim$
->-	

INV5S



INV2S


INV6S

-
INV3S

6

INV4S
-------





# IOBUF – IOBUF32 Input/Output Buffer



IOBUF

IOBUF2B



IOBUF3B



IOBUF4B



IOBUF5B



IOBUF6B

IOBUF7B





IOBUF9B

All IOBUFs are control by a common control pin T.

the IO pins and the output pins (O).

IOBUF, IOBUF 2, IOBUF 3, IOBUF4, IOBUF5, IOBUF6, IOBUF7, IOBUF8, IOBUF9, IOBUF10, IOBUF12, IOBUF16, IOBUF32 are

respectively 1-, 2-, 3-, 4, 5-, 6-, 7-, 8-, 9-, 10-, 12-, 16-, 32-bit input/output

When tri-state control input (T) is High, inputs (I) are ignored and all IO

pins are set to High-Impedance state. At this condition a valid input signal (High or Low) can be driven at the IO pins and transferred to the output

When tri-state control input (T) is Low, all inputs (I) data is transferred to

#### IOBUF

buffers.

pins (O).

Inp	outs	In/Out	Output
Т	I	Ю	0
1	Х	Z	Х
0	1	1	1
0	0	0	0

#### IOBUF2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16

In	puts	In/Out	Output
Т	l(n-10)	IO(n-10)	O(n-10)
1	Х	Z	Х
0	i	i	i

n is the length of data bus, available in 2,3,4,5,6,7,8,9,10,12,16, 32-bits i is the value of inputs bus I

#### CR0118 FPGA Generic Library Guide



IOBUF10B



IOBUF12B




IOBUF16B

IOBUF32B



IOBUF2S



IOBUF4S

-

### **IOBUFC2 – IOBUFC32**

# Input/Output Buffer with Separated Control




IOBUFC 2, IOBUFC 3, IOBUFC4, IOBUFC 5, IOBUFC 6, IOBUFC 7, IOBUFC8, IOBUFC 9, IOBUFC 10, IOBUFC12, IOBUFC16, IOBUFC32 are respectively, group of 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, and 32 single-bit IOBUF collections.

As they are independent IOBUF, I, IO and O pins of each group are controlled by a separated control pin T and behave like an IOBUF.



IOBUFC3B



IOBUFCn
---------

		Inp	uts				In/Out			Outputs	6
Tn-1		Т0	In-1		10	IOn-1		100	On-1		00
0	0	0	а	b	С	а	b	С	а	b	С
0	0	1	а	b	Х	а	b	Z	а	b	Х
0	1	0	а	Х	С	а	Z	С	а	Х	С
0	1	1	а	Х	Х	а	Z	Z	а	Х	Х
1	0	0	Х	b	С	Z	b	С	Х	b	С
1	0	1	Х	b	Х	Z	b	Z	Х	b	Х
1	1	0	Х	Х	С	Z	Z	С	Х	Х	С
1	1	1	Х	Х	Х	Z	Z	Z	Х	Х	Х

n is the length of data bus, available in 2,3,4,5,6,7,8,9,10,12,16, 32-bits



IOBUFC5B



IOBUFC9B



IOBUFC6B



IOBUFC10B



IOBUFC7B



IOBUFC12B








IOBUFC16B







IOBUFC32B

IOBUFC2S

IOBUFC4S


# System BUS Joiner

# [0..0] [0..0]

JB


This component allows mapping between two unique buses by using component parameters and pin properties. The parameters IndexA and IndexB are used to define the mapping slice range of both pin sides respectively. The electrical type of the pins can be changed to meet any combination requirements. The default values of IndexA and IndexB is set to [0..0] respectively.

The example below illustrates the mapping of two unique buses (P2I and P3O) onto a single output bus (LEDS\_USER1H) by using two instantiations of the JB component.




#### JmB\_nBp

# 1 x *m*-Bit Input Bus to *p* x *n*-Bit Output Bus








This component takes one *m*-bit input bus and maps to *p*, *n*-bit output buses. The following components are available:

Component	Function
J4B_2B2	1 x 4-bit input bus to 2 x 2-Bit output bus
J8B_4B2	1 x 8-bit input bus to 2 x 4-Bit output bus
J16B_4B4	1 x 16-bit input bus to 4 x 4-Bit output bus
J16B_8B2	1 x 16-bit input bus to 2 x 8-Bit output bus
J32B_4B8	1 x 32-Bit input bus to 8 x 4-Bit output bus
J32B_8B4	1 x 32-Bit input bus to 4 x 8-Bit output bus
J32B_16B2	1 x 32-bit input bus to 2 x 16-Bit output bus

The following table shows how the input pins are mapped to the output pins:



J16B\_8B2



Component	Input → Output
J4B 2B2	$I[10] \rightarrow OA[10]$
J+D_2D2	$I[32] \rightarrow OB[10]$
J8B 4B2	$I[30] \rightarrow OA[30]$
30D_4D2	$I[74] \rightarrow OB[30]$
J16B 8B2	$I[70] \rightarrow OA[70]$
0100_002	I[158] → OB[70]
J32B 16B2	I[150] → OA[150]
332D_10D2	I[3116] → OB[150]
	I[70] → OA[70]
J32B 8B4	I[158] → OB[70]
0020_004	I[2316] → OC[70]
	I[3124] → OD[70]
	$I[30] \rightarrow OA[30]$
J16B 4B4	I[74] → OB[30]
0100_404	I[118] → OC[30]
	$I[1512] \rightarrow OD[30]$

J32B\_4B8


Component	Input → Output
	$I[30] \rightarrow OA[30]$
	I[74] → OB[30]
132B 4B8	I[118] → OC[30]
JJZD_4D0	$I[1512] \rightarrow OD[30]$
	I[1916] → OE[30]
	$I[2320] \rightarrow OF[30]$
	Component J32B_4B8




J32B\_16B2

### JmB\_nBpX

# 1 x m-Bit IO Bus to p x n-Bit IO Bus






This component takes a single <i>m</i> -bit I/O bus and maps to <i>p</i> , <i>n</i> -bit I/O
buses. The following components are available:


Component	Function	
J4B_2B2X	1 x 4-bit IO bus to 2 x 2-Bit IO bus	
J8B_4B2X	1 x 8-bit IO bus to 2 x 4-Bit IO bus	
J16B_4B4X	1 x 16-bit IO bus to 4 x 4-Bit IO bus	
J16B_8B2X	1 x 16-bit IO bus to 2 x 8-Bit IO bus	
J32B_4B8X	1 x 32-Bit IO bus to 8 x 4-Bit IO bus	
J32B_8B4X	1 x 32-Bit IO bus to 4 x 8-Bit IO bus	
J32B_16B2X	1 x 32-bit IO bus to 2 x 16-Bit IO bus	

The following table shows how the input pins are mapped to the output pins:

J16B\_4B4X




J16B\_8B2X



Component	Input → IOutput
J4B 2B2X	$IO[10] \rightarrow IOA[10]$
J4D_2D2X	$IO[32] \rightarrow IOB[10]$
J8B 4B2X	$IO[30] \to IOA[30]$
30D_4D2X	$IO[74] \rightarrow IOB[30]$
J16B 8B2X	$IO[70] \to IOA[70]$
310B_0B2X	$IO[158] \to IOB[70]$
J32B 16B2X	$IO[150] \to IOA[150]$
JJZD_10DZX	IO[3116] → IOB[150]
	$IO[70] \to IOA[70]$
J32B 8B4X	$IO[158] \to IOB[70]$
0020_004/	$IO[2316] \to IOC[70]$
	$IO[3124] \to IOD[70]$
	$IO[30] \rightarrow IOA[30]$
J16B_4B4X	$IO[74] \rightarrow IOB[30]$
	IO[118] → IOC[30]
	$IO[1512] \to IOD[30]$

J32B 4B8X


IO[310] IOA[70]	Component	Input → IOutput	
		$IO[30] \to IOA[30]$	
<u>IOB</u> [70]		$IO[74] \to IOB[30]$	
<u>IOC</u> [70]		$IO[118] \rightarrow IOC[30]$	
J32B_8B4X	J32B 4B8X	IO[1512] → IOD[30]	
	J32D_4D0A	IO[1916] → IOE[30]	
		$IO[2320] \rightarrow IOF[30]$	
		$IO[2724] \rightarrow IOG[30]$	
		$IO[3128] \rightarrow IOH[30]$	



J32B\_16B2X


# JmBn\_pB

# *n* x *m*-Bit Input Bus to 1 x *p*-Bit Output Bus





J4B2\_8B




J4B4 16B

This component takes *n*, *m*-bit input buses and maps to one single *p*-bit output bus. The following components are available:

Component	Function	
J2B2_4B	2 x 2-Bit input bus to 1 x 4-bit output bus	
J4B2_8B	2 x 4-Bit input bus to 1 x 8-bit output bus	
J4B4_16B	4 x 4-Bit input bus to 1 x 16-bit output bus	
J4B8_32B	8 x 4-Bit input bus to 1 x 32-bit output bus	
J8B2_16B	2 x 8-Bit input bus to 1 x 16-bit output bus	
J8B4_32B	4 x 8-Bit input bus to 1 x 32-bit output bus	
J16B2_32B	2 x 16-Bit input bus to 1 x 32-bit output bus	


The following table shows how the input pins are mapped to the output pins:


Component	Input → Output
J2B2 4B	$IA[10] \to O[10]$
JZDZ_4D	$IB[10] \rightarrow O[32]$
J4B2 8B	$IA[30] \to O[30]$
04D2_0D	$IB[30] \to O[74]$
	$IA[30] \to O[30]$
J4B4 16B	$IB[30] \to O[74]$
100	IC[30] → O[118]
	$ID[30] \rightarrow O[1512]$
	$IA[30] \to O[30]$
	$IB[30] \to O[74]$
	IC[30] → O[118]
J4B8 32B	ID[30] → O[1512]
J4D0_J2D	IE[30] → O[1916]
	$IF[30] \rightarrow O[2320]$
	IG[30] → O[2724]
	IH[30] → O[3128]



J8B2\_16B

0[21_0]	Component	Input → Output	
O[310]	J8B2 16B	$IA[70] \to O[70]$	
	JOD2_10D	IB[70] → O[158]	
		$IA[70] \to O[70]$	
I_32B	J8B4 32B	$IB[70] \rightarrow O[158]$	
	JOD4_JZD	$\begin{array}{c} \text{IB}[70] \rightarrow \text{O}[158] \\ \text{IA}[70] \rightarrow \text{O}[70] \\ \text{IB}[70] \rightarrow \text{O}[158] \\ \text{IC}[70] \rightarrow \text{O}[2316] \\ \text{ID}[70] \rightarrow \text{O}[3124] \end{array}$	
		ID[70] → O[3124]	
	J16B2_32B	IA[150] → O[150]	
		IB[150] → O[3116]	





J16B2\_32B

# JnB\_nS

# *n*-Bit Input Bus to *n* Single Pin Outputs







J4B 4S



J5B\_5S

This component takes an *n*-bit input bus and maps each bit to *n* single output pins. The following components are available:


Component	Function	
J3B_3S	3-Bit input bus to 3 Single pin outputs	
J4B_4S	4-Bit input bus to 4 Single pin outputs	
J5B_5S	5-Bit input bus to 5 Single pin outputs	
J6B_6S	6-Bit input bus to 6 Single pin outputs	
J7B_7S	7-Bit input bus to 7 Single pin outputs	
J8B_8S	8-Bit input bus to 8 single pin outputs	
J9B_9S	9-Bit input bus to 9 Single pin outputs	
J10B_10S	10-Bit input bus to 10 Single pin outputs	
J12B_12S	12-Bit input bus to 12 single pin outputs	
J16B_16S	16-Bit input bus to 16 single pin outputs	


The following table shows how the input pins are mapped to the output pins:




J6B\_6S

Inputs	Outputs
l(0)	00
l(1)	01
l(2)	02
l(3)	O3
:	:
:	:
l(n)	On






J8B\_8S



J7B\_7S



J12B\_12S

J16B\_16S

#### JnS\_nB

# n Single Pin Inputs to Single n-Bit Output Bus



This component takes *n* single pin inputs and maps each pin to a single *n*-bit output bus. The following components are available:





J4S 4B



J5S\_5B




J6S\_6B

Component	Function
J3S_3B	3 Single pin inputs to single 3-Bit output bus
J4S_4B	4 Single pin inputs to single 4-Bit output bus
J5S_5B	5 Single pin inputs to single 5-Bit output bus
J6S_6B	6 Single pin inputs to single 6-Bit output bus
J7S_7B	7 Single pin inputs to single 7-Bit output bus
J8S_8B	8 Single pin inputs to single 8-Bit output bus
J9S_9B	9 Single pin inputs to single 9-Bit output bus
J10S_10B	10 Single pin inputs to single 10-Bit output bus
J12S_12B	12 Single pin inputs to single 12-Bit output bus
J16S_16B	16 Single pin inputs to single 16-Bit output bus

The following table shows how the input pins are mapped to the output pins:

Inputs	Outputs
10	O(0)
l1	O(1)
12	O(2)
13	O(3)
	:
•••	:
In	O(n)



J12S\_12B

111

J16S\_16B

115

#### JnS\_nBX

# n Single Pin IO to Single n-Bit IO Bus



J3S\_3BX




J4S 4BX



This component takes *n* single I/O pins and maps each pin to a single *n*-bit I/O bus. The following components are available:

Component	Function
J3S_3BX	3 Single pin IO to single 3-Bit IO bus
J4S_4BX	4 Single pin IO to single 4-Bit IO bus
J5S_5BX	5 Single pin IO to single 5-Bit IO bus
J6S_6BX	6 Single pin IO to single 6-Bit IO bus
J7S_7BX	7 Single pin IO to single 7-Bit IO bus
J8S_8BX	8 Single pin IO to single 8-Bit IO bus
J9S_9BX	9 Single pin IO to single 9-Bit IO bus
J10S_10BX	10 Single pin IO to single 10-Bit IO bus
J12S_12BX	12 single-Bit IO to single 12-Bit IO bus
J16S_16BX	16 Single pin IO to single 16-Bit IO bus


J5S\_5BX





J6S\_6BX


The following table shows how the single pins are mapped to the bus pins:

Single	Bus
100	IO(0)
IO1	IO(1)
102	IO(2)
103	IO(3)
:	:
:	:
IOn	IO(n)










J7S\_7BX




100 101 102 <u>IO[15..0]</u>

J9S\_9BX

J10S\_10BX




J12S\_12BX




J16S\_16BX

# LD, 2, 3, 4, 8, 16, 32

#### **Transparent Data Latches**




Inp	Inputs				
G	D	Q			
0	Х	No Chg			
1	1 d				
For LD2, D =	D1, D0; Q =	Q1, Q0			
For LD3, D = D2, D1, D0; Q = Q2, Q1, Q0					
For LD4, D = D3, D2, D1, D0; Q = Q3, Q2, Q1, Q0					
For LD8, D = D7 - D0; Q = Q7 - Q0					
For LD16, D	= D15 - D0;	Q = Q15 - Q(	C		
For LD32, D	= D31 - D0;	Q = Q31 - Q	C		



LD, LD2, LD3, LD4, LD8, LD16 and LD32 are, respectively 1-, 2-, 3-, 4-, 8-, 16-, 32-bit transparent data latches.

The data output Q follows the value of the data input D while the gate input (G) is High, otherwise Q remains unchanged.



# LD\_1

# Transparent Data Latch with Inverted Gate



LD\_1 is a 1-bit transparent data latch with inverted gate.

The data output Q follows the value of the data input D while the inverted gate input (G) is Low, otherwise Q remains unchanged.

Inp	Output	
G	D	Q
0	0	0
0	1	1
1	Х	No Chg

# LDC Transparent Data Latch with Asynchronous Clear



LDC is a 1-bit transparent data latch with asynchronous clear.

The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and output Q is cleared to Low.

The data output Q follows the value of the input data D while the gate input (G) is High, otherwise Q remains unchanged.

	Output		
CLR	G	Q	
1	Х	х	0
0	1	0	0
0	1	1	1
0	0	х	No Chg

# LDC\_1

# Transparent Data Latch with Asynchronous Clear and Inverted Gate



LDC\_1 is a 1-bit transparent data latch with asynchronous clear and inverted gate.

The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and output Q is cleared to Low.


LDC\_1


The data output Q follows the value of the data input D while the inverted gate input (G) is Low, otherwise Q remains unchanged.

	Output		
CLR	G	Q	
1	Х	х	0
0	0	0	0
0	0	1	1
0	1	Х	No Chg

# LDCE, LD2CE, LD4CE, LD8CE, LD16CE, LD32CE

# Transparent Data Latches with Asynchronous Clear and Gate Enable






LDCE, LD4CE, LD8CE, LD16CE and LD32CE are respectively 1-, 2-, 4-, 8-, 16-, 32-bit transparent data latches with asynchronous clear and gate enable.

The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and the outputs are cleared to Low.


The gate enable (GE) is the second highest priority input after CLR. GE is used to disable the gate input (G). When GE is low, G is ignored and data outputs Q remain unchanged.


The data output Q follows the value of the input data D while the gate input (G) is High, otherwise Q remains unchanged.



	Output				
CLR	GE	GE G Dn			
1	Х	х	х	0	
0	0	х	х	No Chg	
0	1	1	1	1	
0	1	1	0	0	
0	1	0	х	No Chg	
			0.0.	01 00	

For LD2CE, Dn = D1, D0; Qn = Q1, Q0 For LD4CE, Dn = D3, D2, D1, D0; Qn = Q3, Q2, Q1, Q0 For LD8CE, Dn = D7 - D0; Qn = Q7 - Q0 For LD16CE, Dn = D15 - D0; Qn = Q15 - Q0 For LD32CE, Dn = D31 - D0; Qn = Q31 - Q0





# LDCE\_1

# Transparent Data Latch with Asynchronous Clear, Gate Enable, and Inverted Gate



LDCE\_1 is a 1-bit Transparent Data Latch with Asynchronous Clear, Gate Enable, and Inverted Gate.

The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and output Q is cleared to Low.

LDCE\_1


The gate enable (GE) is the second highest priority input after CLR. GE is used to disable the gate input (G). When GE is low, G is ignored and data output Q remains unchanged.

The data output Q follows the value of the data input D while the inverted gate input (G) is Low, otherwise Q remains unchanged.

	Output			
CLR	GE	Q		
1	Х	Х	х	0
0	0	х	х	No Chg
0	1	0	0	0
0	1	0	1	1
0	1	1	х	No Chg

### LDCP

## **Transparent Data Latch with Asynchronous Clear and Preset**



LDCP is a 1-bit transparent data latch with asynchronous clear and preset.

The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and output Q is cleared to Low.


The asynchronous preset (PRE) is the second highest priority input after CLR. When PRE is High and CLR is Low, all other inputs are ignored and output Q is set to High.

The data output Q follows the value of the input data D while the gate input (G) is High, otherwise Q remains unchanged.

	Output						
CLR	CLR PRE G D						
1	х	х	х	0			
0	1	х	х	1			
0	0	1	1	1			
0	0	1	0	0			
0	0	0	х	No Chg			

# LDCP\_1

# Transparent Data Latch with Asynchronous Clear and Preset and Inverted Gate



LDCP\_1 is a 1-bit transparent data latch with asynchronous clear and preset and inverted gate.

The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and output Q is cleared to Low.


The asynchronous preset (PRE) is the second highest priority input after CLR. When PRE is High and CLR is Low, all other inputs are ignored and output Q is set to High.

The data output Q follows the value of the data input D while the inverted gate input (G) is Low, otherwise Q remains unchanged.

	Output			
CLR	PRE	Q		
1	Х	Х	х	0
0	1	х	х	1
0	0	0	1	1
0	0	0	0	0
0	0	1	х	No Chg

#### LDCPE

# Transparent Data Latch with Asynchronous Clear and Preset and Gate Enable



LDCPE is a 1-bit transparent data latch with asynchronous clear and preset and gate enable.

The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and output Q is cleared to Low.

The asynchronous preset (PRE) is the second highest priority input after CLR. When PRE is High and CLR is Low, all other inputs are ignored and output Q is set to High.

The gate enable (GE) is the third highest priority input after CLR and PRE. GE is used to disable the gate input (G). When GE is Low, G is ignored and output Q remains unchanged.


The data output Q follows the value of the input data D while the gate input (G) is High, otherwise Q remains unchanged.

	Inputs					
CLR	PRE	GE	G	D	Q	
1	Х	х	х	х	0	
0	1	х	х	х	1	
0	0	0	х	х	No Chg	
0	0	1	1	0	0	
0	0	1	1	1	1	
0	0	1	0	х	No Chg	

LDCPE

# LDCPE\_1

# Transparent Data Latch with Asynchronous Clear and Preset, Gate Enable, and Inverted Gate



LDCPE\_1

LDCPE\_1 is a 1-bit transparent data latch with asynchronous clear and preset and inverted gate enable.

The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and output Q is cleared to Low.

The asynchronous preset (PRE) is the second highest priority input after CLR. When PRE is High and CLR is Low, all other inputs are ignored and output Q is set to High.

The gate enable (GE) is the third highest priority input after CLR and PRE. GE is used to disable the gate input (G). When GE is Low, G is ignored and output Q remains unchanged.

The data output Q follows the value of the data input D while the inverted gate input (G) is Low otherwise Q remains unchanged.

	Output				
CLR	PRE	GE	G	D	Q
1	Х	Х	х	х	0
0	1	х	х	х	1
0	0	0	х	х	No Chg
0	0	1	0	0	0
0	0	1	0	1	1
0	0	1	1	Х	No Chg

#### LDE

# **Transparent Data Latch with Gate Enable**



LDE is a 1-bit transparent data latch with gate enable.

The gate enable (GE) is used to disable the gate input (G), when GE is Low, G is ignored and output Q remains unchanged.

The data output Q follows the value of the input data D while the gate input (G) is High, otherwise Q remains unchanged.

Inputs			Output
GE	G	D	Q
0	Х	х	No Chg
1	1	0	0
1	1	1	1
1	0	Х	No Chg

# LDE\_1 Transparent Data Latch with Gate Enable and Inverted Gate



LDE\_1 is a 1-bit transparent data latch with gate enable and inverted gate.

The gate enable (GE) is used to disable the gate input (G), when GE is Low, G is ignored and output Q remains unchanged.

The data output Q follows the value of the data input D while the inverted gate input (G) is Low otherwise Q remains unchanged.

Inputs			Output
GE	G	D	Q
0	Х	х	No Chg
1	0	0	0
1	0	1	1
1	1	х	No Chg

#### LDP

# **Transparent Data Latch with Asynchronous Preset**



LDP is a 1-bit transparent latch with asynchronous preset.

The asynchronous preset (PRE) is the highest priority input. When PRE is High, all other inputs are ignored and the output Q is set to High.

The data output Q follows the value of the input data D while the gate input (G) is High, otherwise Q remains unchanged.

Inputs			Output
PRE	G	D	Q
1	Х	х	1
0	1	0	0
0	1	1	1
0	0	Х	No Chg

### LDP\_1

## Transparent Data Latch with Asynchronous Preset and Inverted Gate



LDP\_1 is a 1-bit transparent latch with asynchronous preset.


The asynchronous preset (PRE) is the highest priority input. When PRE is High, all other inputs are ignored and the output Q is set to High.

The data output Q follows the value of the data input D while the inverted gate input (G) is Low otherwise Q remains unchanged.

	Inputs	Output	
PRE	G	D	Q
1	Х	х	1
0	0	0	0
0	0	1	1
0	1	х	No Chg

### LDPE

### Transparent Data Latch with Asynchronous Preset and Gate Enable



LDPE is a 1-bit transparent data latch with asynchronous preset and gate enable.

The asynchronous preset (PRE) is the highest priority input. When PRE is High, all other inputs are ignored and output Q is set to High.


The gate enable (GE) is the second highest priority input after PRE. GE is used to disable the gate input (G). When GE is Low, G is ignored and output Q remains unchanged.

The data output Q follows the value of the input data D while the gate input (G) is High, otherwise remains Q unchanged.

	Inp	uts		Output
PRE	GE	G	D	Q
1	Х	х	Х	1
0	0	х	х	No Chg
0	1	1	0	0
0	1	1	1	1
0	1	0	х	No Chg

### LDPE\_1

### Transparent Data Latch with Asynchronous Preset, Gate Enable, and Inverted Gate



LDPE\_1 is a 1-bit transparent data latch with asynchronous preset and gate enable and inverted gate.

The asynchronous preset (PRE) is the highest priority input. When PRE is High, all other inputs are ignored and output Q is set to High.


The gate enable (GE) is the second highest priority input after PRE. GE is used to disable the gate input (G). When GE is Low, G is ignored and output Q remains unchanged.

The data output Q follows the value of the data input D while the inverted gate input (G) is Low otherwise Q remains unchanged.

	Inp	uts		Output
PRE	GE	G	D	Q
1	Х	Х	Х	1
0	0	х	х	No Chg
0	1	0	0	0
0	1	0	1	1
0	1	1	х	No Chg

### Mn\_B1B2, Mn\_S1S2, M1\_S1B2

#### 1-to-2 Demultiplexers




M1 S1B2

Mn\_B1B2, Mn\_S1S2, M1\_S1B2 are various *n*-bit data width 1-to-2 demultiplexers, available in bus-to-bus, pin-to-pin and pin-to-bus versions.

 $Mn_B1B2$  are bus-to-bus version of 1-to-2 demultiplexers, which switch 1 x *n*-bit bus to 2 x *n*-bit bus according to the select input. The width of the data bus, *n* is available in 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, and 32-bit.

Mn\_S1S2 are pin-to-pin version of 1-to-2 demultiplexers, which switch 1 x n-single pins to 2 x n-single pins according to the select input. The number of single pin, n is available in 1, 2, 3, 4, 5, 6, 7, and 8.





M1\_S1B2 is bus-to-pin version of 1-to-2 demultiplexer, which switches a single pin to 1-bit of the 2-bit bus according to the select input.


Select	Input	Outputs					
S0	0	D1	D0				
30	Y	В	Α				
0	d	0	d				
1	d	d	0				

M1\_S1S2

For M1 follow O, D0, D1 For Mn follow Y, A, B








### Mn\_B1B2E, Mn\_S1S2E, M1\_S1B2E

#### 1-to-2 Demultiplexers with Enable




M1 S1B2E

Mn\_B1B2E, Mn\_S1S2E, M1\_S1B2E are various *n*-bit data width 1-to-2 demultiplexers with enable, available in bus-to-bus, pin-to-pin and pin-to-bus versions.

Mn\_B1B2E are bus-to-bus version of 1-to-2 demultiplexers, which switch 1 x *n*-bit bus to 2 x *n*-bit bus according to the select input. The width of the data bus, *n* is available in 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, and 32-bit.

 $Mn_S1S2E$  are pin-to-pin version of 1-to-2 demultiplexers, which switch 1 x *n*-single pins to 2 x *n*-single pins according to the select input. The number of single pin, *n* is available in 1, 2, 3, 4, 5, 6, 7, and 8.

M1\_S1B2E is bus-to-pin version of 1-to-2 demultiplexer, which switches a single pin to 1-bit of the 2-bit bus according to the select input.





M1\_S1S2E

Enable is the highest priority input, when enable is Low, all inputs are ignored, and outputs remain Low. When enable is High, the demultiplexers switch the data from inputs to output.


Enable	Select	Input	Out	puts
E	S0	0	D1	D0
EI	30	Y	В	Α
0	Х	Х	0	0
1	0	d	0	d
1	1	d	d	0

For M1 follow E, O, D0, D1 For Mn follow EI, Y, A, B





#### CR0118 FPGA Generic Library Guide




M12\_B1B2E

M16\_B1B2E


M32\_B1B2E

# M*n*\_B1B4, M*n*\_S1S4, M1\_S1B4, M*n*\_B1B4\_SB, M*n*\_S1S4\_SB, M1\_S1B4\_SB

### 1-to-4 Demultiplexers



M1\_S1B4



Mn\_B1B4, Mn\_S1S4, M1\_S1B4, Mn\_B1B4\_SB, Mn\_S1S4\_SB and M1\_S1B4\_SB are various *n*-bit data width 1-to-4 demultiplexers, available in bus-to-bus, pin-to-pin and pin-to-bus versions.

Mn\_B1B4 and Mn\_B1B4\_SB are bus-to-bus versions of the 1-to-4 demultiplexers, which switch a 1 x *n*-bit bus to a 4 x *n*-bit bus according to the select inputs. The width of the data bus, *n*, is available in 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, and 32-bit.

 $Mn_S1S4$  and  $Mn_S1S4_SB$  are pin-to-pin versions of the 1-to-4 demultiplexers, which switch 1 x *n*-single pins to 4 x *n*-single pins according to the select inputs. The number of single pin, *n* is available in 1, 2, 3, and 4.


M1\_S1B4 and M1\_S1B4\_SB are pin-to-bus versions of the 1-to-4 demultiplexer, which switches a single pin to 1-bit of the 4-bit bus according to the select inputs.

The demultiplexers with the "\_SB" suffix in the name have the Select input pins (S1-S0) grouped into a single bus pin (S[1..0]), whereas those demultiplexers without this suffix leave the Select input pins ungrouped.

Select	Inputs	Input				
S1	S0	0	D3	D2	D1	D0
31	30	Y	D	С	В	Α
0	0	d	0	0	0	d
0	1	d	0	0	d	0
1	0	d	0	d	0	0
1	1	d	d	0	0	0


For M1 follow O, D0, D1, D3


For Mn follow Y, A, B, C, D




M1 S1S4

M2\_B1B4









### M*n*\_B1B4E, M*n*\_S1S4E, M1\_S1B4E, M*n*\_B1B4E\_SB, M*n*\_S1S4E\_SB, M1\_S1B4E\_SB

#### 1-to-4 Demultiplexers with Enable



M1\_S1B4E



Mn\_B1B4E, Mn\_S1S4E, M1\_S1B4E, Mn\_B1B4E\_SB, Mn\_S1S4E\_SB and M1\_S1B4E\_SB are various *n*-bit data width 1-to-4 demultiplexers, available in bus-to-bus, pin-to-pin and pin-to-bus versions.

Mn\_B1B4E and Mn\_B1B4E\_SB are bus-to-bus versions of the 1-to-4 demultiplexers, which switch a 1 x *n*-bit bus to a 4 x *n*-bit bus according to the select inputs. The width of the data bus, *n*, is available in 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, and 32-bit.


Mn\_S1S4E and Mn\_S1S4E\_SB are pin-to-pin versions of the 1-to-4 demultiplexers, which switch 1 x *n*-single pins to 4 x *n*-single pins according to the select inputs. The number of single pin, *n*, is available in 1, 2, 3, and 4.

M1\_S1B4E and M1\_S1B4E\_SB are pin-to-bus versions of the 1-to-4 demultiplexer, which switches a single pin to 1-bit of the 4-bit bus according to the select inputs.

Enable is the highest priority input, when enable is Low, all inputs are ignored, and outputs remain Low. When enable is High, the demultiplexers switch the data from inputs to output.

The demultiplexers with the "\_SB" suffix in the name have the Select input pins (S1-S0) grouped into a single bus pin (S[1..0]), whereas those demultiplexers without this suffix leave the Select input pins ungrouped.


M1_S1S4E
----------



Enable	Select	Inputs	Input		Out	puts	
E	S1	S0	0	D3	D2	D1	D0
EI	31	30	Y	D	С	В	Α
0	Х	Х	Х	0	0	0	0
1	0	0	d	0	0	0	d
1	0	1	d	0	0	d	0
1	1	0	d	0	d	0	0
1	1	1	d	d	0	0	0

For M1 follow E, O, D0, D1, D3 For Mn follow EI, Y, A, B, C, D

M2\_B1B4E





M2\_S1S4E


M3\_B1B4E


M3\_S1S4E

```
M4_B1B4E
```










Version (v2.204) Jul 17, 2008

# M*n*\_B1B8, M*n*\_S1S8, M1\_S1B8, M*n*\_B1B8\_SB, M*n*\_S1S8\_SB, M1\_S1B8\_SB

### 1-to-8 Demultiplexers




M1 S1B8

Mn\_B1B8, Mn\_S1S8, M1\_S1B8, Mn\_B1B8\_SB, Mn\_S1S8\_SB and M1\_S1B8\_SB are various *n*-bit data width 1-to-8 demultiplexers, available in bus-to-bus, pin-to-pin and pin-to-bus versions.

Mn\_B1B8 and Mn\_B1B8\_SB are bus-to-bus versions of the 1-to-8 demultiplexers, which switch a 1 x *n*-bit bus to an 8 x *n*-bit bus according to the select inputs. The width of the data bus, *n*, is available in 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, and 32-bit.

Mn\_S1S8 and Mn\_S1S8\_SB are pin-to-pin versions of the 1-to-8 demultiplexers, which switch 1 x *n*-single pins to 8 x *n*-single pins according to the select inputs. The number of single pins, n, is available in 1, and 2.

M1\_S1B8 and M1\_S1B8\_SB are bus-to-pin versions of the 1-to-8 demultiplexer, which switches a single pin to 1-bit of the 8-bit bus according to the select inputs.




M1 S1S8


The demultiplexers with the "\_SB" suffix in the name have the Select input pins (S2-S0) grouped into a single bus pin (S[2..0]), whereas those demultiplexers without this suffix leave the Select input pins ungrouped.

Se	lect Inp	uts	Input				Out	puts			
S2	S1	S0	0	D0	D1	D2	D3	D4	D5	D6	D7
32	51	30	Y	Α	В	С	D	Е	F	G	Н
0	0	0	d	d	0	0	0	0	0	0	0
0	0	1	d	0	d	0	0	0	0	0	0
0	1	0	d	0	0	d	0	0	0	0	0
0	1	1	d	0	0	0	d	0	0	0	0
1	0	0	d	0	0	0	0	d	0	0	0
1	0	1	d	0	0	0	0	0	d	0	0
1	1	0	d	0	0	0	0	0	0	d	0
1	1	1	d	0	0	0	0	0	0	0	d

For M1 follow O, D0, D1, D3, D4, D5, D6, D7

For Mn follow Y, A, B, C, D, E, F, G, H






M32\_B1B8

M1\_S1B8\_SB


M1\_S1S8\_SB

M2 B1B8 SB

#### CR0118 FPGA Generic Library Guide



M32\_B1B8\_SB




M16\_B1B8\_SB

M12\_B1B8\_SB

M10\_B1B8\_SB

### M*n*\_B1B8E, M*n*\_S1S8E, M1\_S1B8E, M*n*\_B1B8E\_SB, M*n*\_S1S8E\_SB, M1\_S1B8E\_SB

#### 1-to-8 Demultiplexers with Enable




M1\_S1B8E\_SB are various *n*-bit data width 1-to-8 demultiplexers with enable, available in bus-to-bus, pin-to-pin and pin-to-bus versions. Mn B1B8E and Mn B1B8E SB are bus-to-bus versions of the 1-to-8

Mn B1B8E, Mn S1S8E, M1 S1B8E, Mn B1B8E SB, Mn S1S8E SB and

demultiplexers, which switch a 1 x *n*-bit bus to an 8 x *n*-bit bus according to the select inputs. The width of the data bus, *n*, is available in 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, and 32-bit.

Mn\_S1S8E and Mn\_S1S8E\_SB are pin-to-pin versions of 1-to-8 demultiplexers, which switch 1 x *n*-single pins to 8 x *n*-single pins according to the select inputs. The number of single pin, *n*, is available in 1, and 2.

M1\_S1B8E



M1\_S1B8E and M1\_S1B8E\_SB are bus-to-pin versions of the 1-to-8 demultiplexer, which switches a single pin to 1-bit of the 8-bit bus according to the select inputs.


Enable is the highest priority input, when enable is Low, all inputs are ignored, and outputs remain Low. When enable is High, the demultiplexers switch the data from inputs to output.


The demultiplexers with the "\_SB" suffix in the name have the Select input pins (S2-S0) grouped into a single bus pin (S[2..0]), whereas those demultiplexers without this suffix leave the Select input pins ungrouped.


Enable	Se	lect Inp	uts	Input				Out	puts			
E	S2	S1	S0	0	D0	D1	D2	D3	D4	D5	D6	D7
EI	32	31	30	Y	Α	В	С	D	E	F	G	Н
0	Х	Х	Х	Х	0	0	0	0	0	0	0	0
1	0	0	0	d	d	0	0	0	0	0	0	0
1	0	0	1	d	0	d	0	0	0	0	0	0
1	0	1	0	d	0	0	d	0	0	0	0	0
1	0	1	1	d	0	0	0	d	0	0	0	0
1	1	0	0	d	0	0	0	0	d	0	0	0
1	1	0	1	d	0	0	0	0	0	d	0	0
1	1	1	0	d	0	0	0	0	0	0	d	0
1	1	1	1	d	0	0	0	0	0	0	0	d


M1\_S1S8E

For M1 follow E, O, D0, D1, D3, D4, D5, D6, D7 For Mn follow EI, Y, A, B, C, D, E, F, G, H









M10\_B1B8E\_SB


M12\_B1B8E\_SB

M16\_B1B8E\_SB

M32\_B1B8E\_SB

# M*n*\_B1B16, M1\_S1S16, M1\_S1B16, M*n*\_B1B16\_SB, M1\_S1S16\_SB, M1\_S1B16\_SB

#### 1-to-16 Demultiplexers



Mn\_B1B16, M1\_S1S16, M1\_S1B16, Mn\_B1B16\_SB, M1\_S1S16\_SB and M1\_S1B16\_SB are various *n*-bit data width 1-to-16 demultiplexers, available in bus-to-bus, pin-to-pin and pin-to-bus versions.

M*n*\_B1B16 and M*n*\_B1B16\_SB are bus-to-bus version of 1-to-16 demultiplexers, which switch 1 x *n*-bit bus to 16 x *n*-bit bus according to the select inputs. The width of the data bus, *n* is available in 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, and 32-bit.

M1\_S1S16 and M1\_S1S16 \_SB are a pin-to-pin version of 1-to-16 demultiplexers, which switches 1 single pin to 16 single pins according to the select inputs.

M1\_S1B16

M1\_S1B16 and M1\_S1B16\_SB are a pin-to-bus version of 1-to-16 demultiplexer, which switches a single pin to 1-bit of the 16-bit bus according to the select inputs.

Selects (S3-S0) are grouped in a bus (S[3..0]) for demultiplexer with "\_SB" suffix in the name, otherwise are separated pins.

S	elect	Inpu	ts	Input								Out	puts							
<b>S</b> 3	S2	S1	S0	0	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
33	52	5	50	Y	Α	В	С	D	Ε	F	G	Н	I	J	κ	L	Μ	N	0	Ρ
0	0	0	0	d	d	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	d	0	d	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	d	0	0	d	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	d	0	0	0	d	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	d	0	0	0	0	d	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	d	0	0	0	0	0	d	0	0	0	0	0	0	0	0	0	0
0	1	1	0	d	0	0	0	0	0	0	d	0	0	0	0	0	0	0	0	0
0	1	1	1	d	0	0	0	0	0	0	0	d	0	0	0	0	0	0	0	0
1	0	0	0	d	0	0	0	0	0	0	0	0	d	0	0	0	0	0	0	0
1	0	0	1	d	0	0	0	0	0	0	0	0	0	d	0	0	0	0	0	0
1	0	1	0	d	0	0	0	0	0	0	0	0	0	0	d	0	0	0	0	0
1	0	1	1	d	0	0	0	0	0	0	0	0	0	0	0	d	0	0	0	0
1	1	0	0	d	0	0	0	0	0	0	0	0	0	0	0	0	d	0	0	0
1	1	0	1	d	0	0	0	0	0	0	0	0	0	0	0	0	0	d	0	0
1	1	1	0	d	0	0	0	0	0	0	0	0	0	0	0	0	0	0	d	0
1	1	1	1	d	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	d

For M1 follow O, D0, D1, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15

For Mn follow Y, A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P


M1\_S1S16


53


D0


D1 D2 D3 D4 D5 D6 D7


D8 > D9 > D10 > D11 > D12 > D13 > D14 > D15 >












### M*n*\_B1B16E, M1\_S1S16E, M1\_S1B16E, M*n*\_B1B16E\_SB, M1\_S1S16E\_SB, M1\_S1B16E\_SB

#### 1-to-16 Demultiplexers with Enable



M1 S1B16E

Mn\_B1B16E, M1\_S1S16E, M1\_S1B16E, Mn\_B1B16E\_SB, M1\_S1S16E\_SB and M1\_S1B16E\_SB are various *n*-bit data width 1-to-16 demultiplexers with enable, available in bus-to-bus, pin-to-pin and pin-to-bus versions.

Mn\_B1B16E and Mn\_B1B16E\_SB are bus-to-bus version of 1-to-16 demultiplexers, which switch 1 x *n*-bit bus to 16 x *n*-bit bus according to the select inputs. The width of the data bus, *n* is available in 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, and 32-bit.

M1\_S1S16E and M1\_S1S16E\_SB are a pin-to-pin version of 1-to-16 demultiplexers, which switches 1 single pin to 16 single pins according to the select inputs.

M1\_S1B16E and M1\_S1B16E\_SB are a pin-to-bus version of 1-to-16 demultiplexer, which switches a single pin to 1-bit of the 16-bit bus according to the select inputs.


Enable is the highest priority input, when enable is Low, all inputs are ignored, and outputs remain Low. When enable is High, the demultiplexers switch the data from inputs to output.

Selects (S3-S0) are grouped in a bus (S[3..0]) for demultiplexers with "\_SB" suffix in the name, otherwise are separated pins.

Enable	S	elect	Input	ts	Input								Out	puts							
Е	S3	S2	S1	S0	0	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D1
EI	53	52	51	50	Y	Α	в	С	D	Е	F	G	Н	Ι	J	К	L	М	Ν	0	F
0	Х	х	х	Х	Х	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	d	d	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	d	0	d	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	d	0	0	d	0	0	0	0	0	0	0	0	0	0	0	0	(
1	0	0	1	1	d	0	0	0	d	0	0	0	0	0	0	0	0	0	0	0	(
1	0	1	0	0	d	0	0	0	0	d	0	0	0	0	0	0	0	0	0	0	(
1	0	1	0	1	d	0	0	0	0	0	d	0	0	0	0	0	0	0	0	0	(
1	0	1	1	0	d	0	0	0	0	0	0	d	0	0	0	0	0	0	0	0	(
1	0	1	1	1	d	0	0	0	0	0	0	0	d	0	0	0	0	0	0	0	(
1	1	0	0	0	d	0	0	0	0	0	0	0	0	d	0	0	0	0	0	0	(
1	1	0	0	1	d	0	0	0	0	0	0	0	0	0	d	0	0	0	0	0	(
1	1	0	1	0	d	0	0	0	0	0	0	0	0	0	0	d	0	0	0	0	(
1	1	0	1	1	d	0	0	0	0	0	0	0	0	0	0	0	d	0	0	0	(
1	1	1	0	0	d	0	0	0	0	0	0	0	0	0	0	0	0	d	0	0	(
1	1	1	0	1	d	0	0	0	0	0	0	0	0	0	0	0	0	0	d	0	(
1	1	1	1	0	d	0	0	0	0	0	0	0	0	0	0	0	0	0	0	d	(
1	1	1	1	1	d	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	


For M1 follow E, O, D0, D1, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15


For Mn follow EI, Y, A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P




M1 S1S16E







M32\_B1B16E\_SB



M16\_B1B16E\_SB

M12\_B1B16E\_SB

M8\_B1B16E\_SB

### Mn B2B1, Mn S2S1, M1 B2S1

#### 2-to-1 Multiplexers



M1 B2S1



multiplexers, available in bus-to-bus, pin-to-pin and bus-to-pin versions. Mn B2B1 are bus-to-bus version of 2-to-1 multiplexers, which switch 2 x


Mn B2B1, Mn S2S1, M1 B2S1 are various n-bit data width 2-to-1

*n*-bit bus to 1 x *n*-bit bus according to the select input. The width of the data bus, *n* is available in 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, and 32-bit.

Mn S2S1 are pin-to-pin version of 2-to-1 multiplexers, which switch 2 x nsingle pins to 1 x *n*-single pins according to the select input. The number of single pin, *n* is available in 1, 2, 3, 4, 5, 6, 7, and 8.

M1\_S2S1

->





M2\_B2B1


M1 B2S1 is bus-to-pin version of 2-to-1 multiplexer, which switches 1-bit of the 2-bit bus to 1-single pin according to the select input.


Select	Data	Data Inputs								
S0	D1	D0	0							
30	В	Α	Y							
0	Х	d0	d0							
1	d1	Х	d1							

For M1 follow D0, D1, O For Mn follow A, B, Y










M8\_B2B1



## Mn\_B2B1E, Mn\_S2S1E, M1\_B2S1E


2-to-1 Multiplexers with Enable



M1 B2S1E



M1\_S2S1E



M2\_B2B1E

Mn\_B2B1E, Mn\_S2S1E, M1\_B2S1E are various *n*-bit data width 2-to-1 multiplexers with enable, available in bus-to-bus, pin-to-pin and bus-to-pin versions.

Mn\_B2B1E are bus-to-bus version of 2-to-1 multiplexers, which switch  $2 \times n$ -bit bus to  $1 \times n$ -bit bus according to the select input. The width of the data bus, *n* is available in 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, and 32-bit.

Mn\_S2S1E are pin-to-pin version of 2-to-1 multiplexers, which switch 2 x n-single pins to 1 x n-single pins according to the select input. The number of single pin, n is available in 1, 2, 3, 4, 5, 6, 7, and 8.


M1\_B2S1 is bus-to-pin version of 2-to-1 multiplexer, which switches 1-bit of the 2-bit bus to 1-single pin according to the select input.


Enable is the highest priority input, when enable is Low, all inputs are ignored, and outputs remain Low. When enable is High, the multiplexers switch the data from inputs to output.


Enable	Select	Data	Outputs			
E	S0	D1	D0	0		
EI	30	В	Α	Y		
0	Х	Х	Х	0		
1	0	Х	d0	d0		
1	1	d1	х	d1		


For M1 follow E, D0, D1, O

For Mn follow EI, A, B, Y









M10\_B2B1E

M12\_B2B1E

M16\_B2B1E




# M*n*\_B4B1, M*n*\_S4S1, M1\_B4S1, M*n*\_B4B1\_SB, M*n*\_S4S1\_SB, M1\_B4S1\_SB


### 4-to-1 Multiplexers



M1\_B4S1



M1\_S4S1



M2\_B4B1

Mn\_B4B1, Mn\_S4S1, M1\_B4S1, Mn\_B4B1\_SB, Mn\_S4S1\_SB and M1\_B4S1\_SB are various *n*-bit data width 4-to-1 multiplexers, available in bus-to-bus, pin-to-pin and bus-to-pin versions.

Mn\_B4B1 and Mn\_B4B1\_SB are bus-to-bus versions of the 4-to-1 multiplexers, which switch a 4 x *n*-bit bus to a 1 x *n*-bit bus according to the select inputs. The width of the data bus, *n*, is available in 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, and 32-bit.

 $Mn_S4S1$  and  $Mn_S4S1_SB$  are pin-to-pin versions of the 4-to-1 multiplexers, which switch 4 x *n*-single pins to 1 x *n*-single pins according to the select inputs. The number of single pin, *n*, is available in 1, 2, 3, and 4.


M1\_B4S1 and M1\_B4S1\_SB are bus-to-pin versions of the 4-to-1 multiplexer, which switches 1-bit of the 4-bit bus to a 1-single pin according to the select inputs.


The multiplexers with the "\_SB" suffix in the name have the Select input pins (S1-S0) grouped into a single bus pin (S[1..0]), whereas those multiplexers without this suffix leave the Select input pins ungrouped.


Select	Inputs		Data	nputs		Outputs
S1	S0	D3	D2	D1	D0	0
31	30	D	С	В	Α	Y
0	0	Х	Х	Х	d0	d0
0	1	х	х	d1	х	d1
1	0	х	d2	Х	х	d2
1	1	d3	х	х	х	d3

For M1 follow D0, D1, D3, O For Mn follow A, B, C, D, Y

370








## Mn\_B4B1E, Mn\_S4S1E, M1\_B4S1E, Mn\_B4B1E\_SB, Mn\_S4S1E\_SB, M1\_B4S1E\_SB


#### 4-to-1 Multiplexers with Enable



M1\_B4S1E



M1\_S4S1E



M2\_B4B1E

Mn\_B4B1E, Mn\_S4S1E, M1\_B4S1E, Mn\_B4B1E\_SB, Mn\_S4S1E\_SB and M1\_B4S1E\_SB are various *n*-bit data width 4-to-1 multiplexers with enable, available in bus-to-bus, pin-to-pin and bus-to-pin versions.

Mn\_B4B1E and Mn\_B4B1E\_SB are bus-to-bus versions of the 4-to-1 multiplexers, which switch a 4 x *n*-bit bus to a 1 x *n*-bit bus. The width of the data bus, *n*, is available in 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, and 32-bit.

Mn\_S4S1E and Mn\_S4S1E\_SB are pin-to-pin versions of the 4-to-1 multiplexers, which switch 4 x *n*-single pins to 1 x *n*-single pins. The number of single pin, *n*, is available in 1, 2, 3, and 4.


M1\_B4S1E and M1\_B4S1E\_SB are bus-to-pin versions of the 4-to-1 multiplexer, which switches 1-bit of the 4-bit bus to 1-single pin.


Enable is the highest priority input, when enable is Low, all inputs are ignored, and outputs remain Low. When enable is High, the multiplexers switch the data from inputs to output.


The multiplexers with the "\_SB" suffix in the name have the Select input pins (S1-S0) grouped into a single bus pin (S[1..0]), whereas those multiplexers without this suffix leave the Select input pins ungrouped.

Enable	Select	Inputs		Data	nputs		Outputs
E	S1	S0	D3	D2	D1	D0	0
EI	31	30	D	С	В	Α	Y
0	Х	Х	Х	Х	Х	Х	0
1	0	0	х	х	х	а	а
1	0	1	Х	х	b	х	b
1	1	0	Х	С	х	х	С
1	1	1	d	х	х	х	d


For M1 follow E, D0, D1, D3, O For Mn follow EI, A, B, C, D, Y








M6\_B4B1





M6\_B4B1E





M7\_B4B1

M5\_B4B1E









M7\_B4B1E

Y[9..0]

S1

■> A[9..0]

**■> B[9..0]** 

◄> C[9..0]

**-----** D[9..0]

->

376


SU

M8\_B4B1E




M9\_B4B1


































E

S[1..0]


M1\_S4S1E\_SB

->D0 ->D1

->D2

M12\_B4B1E

M2\_B4B1E\_SB



M10\_B4B1



D[3..0]


M1\_B4S1E\_SB

S[1..0]













#### CR0118 FPGA Generic Library Guide








M10\_B4B1E\_SB




M8\_B4B1E\_SB



M16\_B4B1E\_SB

M9\_B4B1E\_SB



M32\_B4B1E\_SB

M12\_B4B1E\_SB



]

# M*n*\_B8B1, M*n*\_S8S1, M1\_B8S1, M*n*\_B8B1\_SB, M*n*\_S8S1\_SB, M1\_B8S1\_SB

#### 8-to-1 Multiplexers



Mn\_B8B1, Mn\_S8S1, M1\_B8S1, Mn\_B8B1\_SB, Mn\_S8S1\_SB and M1\_B8S1\_SB are various *n*-bit data width 8-to-1 multiplexers, available in bus-to-bus, pin-to-pin and bus-to-pin versions.

Mn\_B8B1 and Mn\_B8B1\_SB are bus-to-bus versions of the 8-to-1 multiplexers, which switch an 8 x *n*-bit bus to a 1 x *n*-bit bus according to the select inputs. The width of the data bus, *n*, is available in 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, and 32-bit.

Mn\_S8S1 and Mn\_S8S1\_SB are pin-to-pin versions of the 8-to-1 multiplexers, which switch 8 x *n*-single pins to 1 x *n*-single pins according to the select inputs. The number of single pin, *n*, is available in 1, and 2.

M1\_B8S1 and M1\_B8S1\_SB are bus-to-pin versions of the 8-to-1 multiplexer, which switches 1-bit of the 8-bit bus to 1-single pin according to the select inputs.


The multiplexers with the "\_SB" suffix in the name have the Select input pins (S2-S0) grouped into a single bus pin (S[2..0]), whereas those multiplexers without this suffix leave the Select input pins ungrouped.

Se	lect Inp	uts	Data Inputs												
S2	S1	S0	D0	D1	D2	D3	D4	D5	D6	D7	0				
52	51	30	Α	В	С	D	E	F	G	Н	Y				
0	0	0	d0	Х	х	Х	Х	Х	Х	х	d0				
0	0	1	х	d1	х	Х	х	Х	Х	х	d1				
0	1	0	х	х	d2	х	х	х	х	х	d2				
0	1	1	х	х	х	d3	х	х	х	х	d3				
1	0	0	х	х	х	х	d4	х	х	х	d4				
1	0	1	х	х	х	х	х	d5	х	х	d5				
1	1	0	х	Х	х	Х	х	Х	d6	х	d6				
1	1	1	х	Х	х	х	х	х	х	d7	d7				


For M1 follow D0, D1, D3, D4, D5, D6, D7, O

For Mn follow A, B, C, D, E, F, G, H, Y







M1\_S8S1




M2\_B8B1


#### CR0118 FPGA Generic Library Guide





#### CR0118 FPGA Generic Library Guide







M32\_B8B1\_SB

# M*n*\_B8B1E, M*n*\_S8S1E, M1\_B8S1E, M*n*\_B8B1E\_SB, M*n*\_S8S1E\_SB, M1\_B8S1E\_SB

### 8-to-1 Multiplexers with Enable



M1 B8S1E



M1\_S8S1E

Mn\_B8B1E, Mn\_S8S1E, M1\_B8S1E, Mn\_B8B1E\_SB, Mn\_S8S1E\_SB, and M1\_B8S1E\_SB are various *n*-bit data width 8-to-1 multiplexers with enable, available in bus-to-bus, pin-to-pin and bus-to-pin versions.

Mn\_B8B1E and Mn\_B8B1E\_SB are bus-to-bus versions of the 8-to-1 multiplexers, which switch an  $8 \times n$ -bit bus to a  $1 \times n$ -bit bus. The width of the data bus, *n*, is available in 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, and 32-bit.

Mn\_S8S1E and Mn\_S8S1E\_SB are pin-to-pin versions of the 8-to-1 multiplexers, which switch 8 x *n*-single pins to 1 x *n*-single pins. The number of single pin, *n*, is available in 1, and 2.


M1\_B8S1E and M1\_B8S1E\_SB are bus-to-pin versions of the 8-to-1 multiplexer, which switches 1-bit of the 8-bit bus to 1-single pin.


When enable is High, the multiplexers switch the data from inputs to output, when enable is Low output of the multiplexers will remain Low.


The multiplexers with the "\_SB" suffix in the name have the Select input pins (S2-S0) grouped into a single bus pin (S[2..0]), whereas those multiplexers without this suffix leave the Select input pins ungrouped.

Enable	Se	lect Inp	uts				Data	Inputs				Outputs
E	S2	S1	S0	D0	D1	D2	D3	D4	D5	D6	D7	0
EI	52	51	30	Α	В	С	D	E	F	G	Н	Y
0	Х	х	Х	Х	Х	Х	х	Х	Х	Х	х	0
1	0	0	0	а	х	х	х	х	х	х	х	а
1	0	0	1	х	b	х	х	х	х	х	х	b
1	0	1	0	х	х	С	х	х	х	х	х	С
1	0	1	1	х	х	х	d	х	х	х	х	d
1	1	0	0	х	х	х	х	е	х	х	х	е
1	1	0	1	х	х	х	х	х	f	х	х	f
1	1	1	0	х	х	х	х	х	х	g	х	g
1	1	1	1	х	х	х	х	х	х	х	h	h


For M1 follow E, D0, D1, D3, D4, D5, D6, D7, O For Mn follow EI, A, B, C, D, E, F, G, H, Y

















M10\_B8B1E\_SB



M8\_B8B1E\_SB

EI

Y[15..0]

S[2..0]

-

A[15..0]

■> B[15..0]

rightarrow C[15..0]


**D**[15..0]

←> E[15..0]

■ F[15..0]

←> G[15..0]

←> H[15..0]




M16\_B8B1E\_SB

M32\_B8B1E\_SB

### Mn B16B1, M1 S16S1, M1 B16S1, Mn B16B1 SB, M1 S16S1 SB, M1 B16S1 SB

### **16-to-1 Multiplexers**



Mn B16B1, M1 S16S1, M1 B16S1, Mn B16B1 SB, M1 S16S1 SB and M1 B16S1 SB are various n-bit data width 16-to-1 multiplexers, available in busto-bus, pin-to-pin and bus-to-pin versions.

Mn B16B1 and Mn B16B1 SB are bus-to-bus version of 16-to-1 multiplexers, which switch 16 x *n*-bit bus to 1 x *n*-bit bus. The width of the data bus, *n* is available in 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, and 32-bit.

M1 B16S1

M1\_S16S1

->D0

->D1

-DD2->D3

-> D4

-> D5 -> D6 -> D7 -> D8 -> D10 -> D11 -> D12 -> D13 -> D14 -> D15 M1 S16S1 and M1 S16S1 SB are a pin-to-pin version of 16-to-1 multiplexers, which switches 16 single pins to 1 single pin. M1 B16S1 and M1 B16S1 SB are a bus-to-pin version of 16-to-1 multiplexer.


which switches 1-bit of the 16-bit bus to 1 single pin.


Selects (S3-S0) are grouped in a bus (S[3..0]) for multiplexer with "SB" suffix in the name, otherwise are separated pins.

S	elect	Input	ts								Data I	Input	S							Output
S3	S2	S1	S0	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	0
33	32	31	30	Α	В	С	D	Е	F	G	Н	-	J	κ	L	М	Ν	0	Р	Y
0	0	0	0	а	х	Х	Х	х	х	х	Х	х	Х	Х	х	Х	Х	Х	Х	а
0	0	0	1	х	b	х	х	х	х	х	х	х	х	х	х	х	х	х	х	b
0	0	1	0	х	х	с	х	х	х	х	х	х	х	х	х	х	х	х	х	С
0	0	1	1	х	х	х	d	х	х	х	х	х	х	х	х	х	х	х	х	d
0	1	0	0	х	х	х	х	е	х	х	х	х	х	х	х	х	х	х	х	е
0	1	0	1	х	х	х	х	х	f	х	х	х	х	х	х	х	х	х	х	f
0	1	1	0	х	х	х	х	х	х	g	х	х	х	х	х	х	х	х	х	g
0	1	1	1	х	х	х	х	х	х	х	h	х	х	х	х	х	х	х	х	h
1	0	0	0	х	х	х	х	х	х	х	х	i	х	х	х	х	х	х	х	i
1	0	0	1	х	х	х	х	х	х	х	х	х	j	х	х	х	х	х	х	j
1	0	1	0	х	х	х	х	х	х	х	х	х	х	k	х	х	х	х	х	k
1	0	1	1	х	х	х	х	х	х	х	х	х	х	х		х	х	х	х	1
1	1	0	0	х	х	х	х	х	х	х	х	х	х	х	х	m	х	х	х	m
1	1	0	1	х	х	х	х	х	х	х	х	х	х	х	х	х	n	х	х	n
1	1	1	0	х	х	х	х	х	х	х	х	х	х	х	х	х	х	0	х	0
1	1	1	1	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	р	р


For M1 follow D0, D1, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15. O


For Mn follow A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Y






Version (v2.204) Jul 17, 2008









# M*n*\_B16B1E, M1\_S16S1E, M1\_B16S1E, M*n*\_B16B1E\_SB, M1\_S16S1E\_SB, M1\_B16S1E\_SB

#### 16-to-1 Multiplexers with Enable



M1 B16S1E



M1\_S16S1E

Mn\_B16B1E, M1\_S16S1E, M1\_B16S1E, Mn\_B16B1E\_SB, M1\_S16S1E\_SB and M1\_B16S1E\_SB are various *n*-bit data width 16-to-1 multiplexers with enable, available in bus-to-bus, pin-to-pin and bus-to-pin versions.

Mn\_B16B1E and Mn\_B16B1E \_SB are bus-to-bus version of 16-to-1 multiplexers, which switch 16 x *n*-bit bus to 1 x *n*-bit bus. The width of the data bus, *n* is available in 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, and 32-bit.

M1\_S16S1E and M1\_S16S1E\_SB are a pin-to-pin version of 16-to-1 multiplexers, which switches 16 single pins to 1 single pin.

M1\_B16S1E and M1\_B16S1E\_SB are a bus-to-pin version of 16-to-1 multiplexer, which switches 1-bit of the 16-bit bus to 1 single pin.


When enable is High, the multiplexers switch the data from inputs to output, when enable is Low output of the multiplexers will remain Low.


Selects (S3-S0) are grouped in a bus (S[3..0]) for multiplexer with "\_SB" suffix in the name, otherwise are separated pins.


Enable	5	Select	Input	s								Data I	nputs	5							Output	
E	S3	S2	S1	S0	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	0	
EI	3	32	51	31	30	Α	В	С	D	Е	F	G	Н	Ι	J	К	L	М	Ν	0	Ρ	Y
0	х	х	Х	х	х	Х	Х	Х	Х	Х	х	Х	Х	х	Х	Х	Х	Х	Х	х	0	
1	0	0	0	0	а	x	х	х	х	х	х	х	х	х	х	х	х	х	х	х	а	
1	0	0	0	1	х	b	х	х	х	х	х	х	х	х	х	х	х	х	х	х	b	
1	0	0	1	0	х	х	С	х	х	х	х	х	х	х	х	х	х	х	х	х	С	
1	0	0	1	1	х	х	х	d	х	х	х	х	х	х	х	х	х	х	х	х	d	
1	0	1	0	0	х	х	х	х	е	х	х	х	х	х	х	х	х	х	х	х	е	
1	0	1	0	1	х	х	х	х	х	f	х	х	х	х	х	х	х	х	х	х	f	
1	0	1	1	0	х	х	х	х	х	х	g	х	х	х	х	х	х	х	х	х	g	
1	0	1	1	1	х	x	х	х	х	х	х	h	х	х	х	х	х	х	х	х	h	
1	1	0	0	0	х	х	х	х	х	х	х	х	i	х	х	х	х	х	х	х	i	
1	1	0	0	1	х	х	х	х	х	х	х	х	х	j	х	х	х	х	х	х	j	
1	1	0	1	0	х	х	х	х	х	х	х	х	х	х	k	х	х	х	х	х	k	
1	1	0	1	1	х	x	х	х	х	х	х	x	х	х	х	- 1	х	x	х	х		
1	1	1	0	0	х	х	х	Х	х	х	х	х	х	х	Х	Х	m	х	х	х	m	
1	1	1	0	1	х	х	х	х	х	х	х	х	х	х	х	х	х	n	х	х	n	
1	1	1	1	0	х	х	х	Х	Х	х	х	х	х	х	Х	Х	х	х	0	х	0	
1	1	1	1	1	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	р	р	


For M1 follow E, D0, D1, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15, O

For Mn follow EI, A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Y










M16\_B16B1E\_SB

M32\_B16B1E\_SB

# MULT2, 4, 8, 16, 18, 32

**Signed Multiplier** 




MULT2, MULT4, MULT8, MULT16, MULT18, MULT32 are respectively 2x2, 4x4, 8x8, 16x16, 18x18, 32x32 Signed Multipliers. They perform multiplication of two signed values from the two inputs (A and B) and produce a product (P).

Input A and B are 2-, 4-, 8-, 16-, 18, 32-Bit length and output P is 4-, 8-, 16-, 32-, 36, 64-Bit length for MULT2, MULT4, MULT8, MULT16, MULT18, MULT32 respectively. All input and output values are represented in two-complement format.


Inp	Output	
Α	В	Р
а	b	аxb

For MULT2, A=A1-A0, B=B1-B0, P=P3-P0 For MULT4, A = A3-A0, B= B3-B0, P=P7-P0 For MULT8, A = A7-A0, B= B7-B0, P=P15-P0 For MULT18, A = A17-A0, B= B17-B0, P=P35-P0 For MULT16, A = A15-A0, B= B15-B0, P=P31-P0 For MULT32, A = A31-A0, B= B31-B0, P=P63-P0



## MULTR2, 4, 8, 16, 18, 32

#### **Registered Signed Multiplier**




MULTR2, MULTR4, MULTR8, MULTR16, MULTR18, MULTR32 are respectively 2x2, 4x4, 8x8, 16x16, 18x18, 32x32 registered signed multipliers. They perform multiplication of two signed values from the two inputs (A and B) on the rising-edge of the clock input (C) and produce a product (P).

Input A and B are 2-, 4-, 8-, 16-, 18, 32-Bit length and output P is 4-, 8-, 16-, 32-, 36, 64-Bit length for MULTR2, MULTR4, MULTR8, MULTR16, MULTR18, MULTR32 respectively. All input and output values are represented in two's-complement format.


	Output		
С	Α	Р	
$\uparrow$	а	b	axb

For MULTR2, A=A1-A0, B=B1-B0, P=P3-P0 For MULTR4, A = A3-A0, B= B3-B0, P=P7-P0 For MULTR8, A = A7-A0, B= B7-B0, P=P15-P0 For MULTR18, A = A17-A0, B= B17-B0, P=P35-P0 For MULTR16, A = A15-A0, B= B15-B0, P=P31-P0 For MULTR32, A = A31-A0, B= B31-B0, P=P63-P0



# MULTU2, 4, 8, 16, 18, 32

### **Unsigned Multiplier**




MULTU2, MULTU4, MULTU8, MULTU16, MULTU18, MULTU32 are respectively 2x2, 4x4, 8x8, 16x16, 18x18, 32x32Unsigned Multipliers. They perform multiplication of two signed values from the two inputs (A and B) and produce a product (P).

Input A and B are 2-, 4-, 8-, 16-, 18, 32-Bit length and output P is 4-, 8-, 16-, 32-, 36, 64-Bit length for MULTU2, MULTU4, MULTU8, MULTU16, MULTU18, MULTU32 respectively. All input and output values are represented in unsigned binary format.


Inp	Output	
Α	В	Р
а	b	axb

For MULTU2, A=A1-A0, B=B1-B0, P=P3-P0 For MULTU4, A = A3-A0, B= B3-B0, P=P7-P0 For MULTU8, A = A7-A0, B= B7-B0, P=P15-P0 For MULTU18, A = A17-A0, B= B17-B0, P=P35-P0 For MULTU16, A = A15-A0, B= B15-B0, P=P31-P0 For MULTU32, A = A31-A0, B= B31-B0, P=P63-P0



## MULTUR2, 4, 8, 16, 18, 32

#### **Registered Unsigned Multiplier**




MULTUR2, MULTUR4, MULTUR8, MULTUR16, MULTUR18, MULTUR32 are respectively 2x2, 4x4, 8x8, 16x16, 18x18, 32x32 registered unsigned multipliers. They perform multiplication of two signed values from the two inputs (A and B) on the rising-edge of the clock input (C) and produce a product (P).

Input A and B are 2-, 4-, 8-, 16-, 18, 32-Bit length and output P is 4-, 8-, 16-, 32-, 36, 64-Bit length for MULTUR2, MULTUR4, MULTUR8, MULTUR16, MULTUR18, MULTUR32 respectively. All input and output values are represented in unsigned binary format.

	Output			
С	C A B			
$\uparrow$	а	b	a x b	

For MULTUR2, A=A1-A0, B=B1-B0, P=P3-P0 For MULTUR4, A = A3-A0, B= B3-B0, P=P7-P0 For MULTUR8, A = A7-A0, B= B7-B0, P=P15-P0 For MULTUR18, A = A17-A0, B= B17-B0, P=P35-P0 For MULTUR16, A = A15-A0, B= B15-B0, P=P31-P0 For MULTUR32, A = A31-A0, B= B31-B0, P=P63-P0



### NAND2 – 32

**NAND Gates** 



NAND2B



NAND2N1B



NAND2N2B



NAND3B

NAND3N1B



NAND3N2B



NAND3N3B



NAND4B



NAND Gates provide a variety of NAND functions, range from 2 to 32 inverted or non-inverted Inputs.

#### NANDn - Non-Inverted input NAND Gates

*n* is input bit length, *n* = 2, 3, 4, 5, 6, 7, 8, 9, 12, 13 16

	Output		
10		I <i>n</i> -1	0
1	1	1	0
0	х	х	1
х	0	Х	1
х	Х	0	1

#### NANDnNm - Inverted input NAND Gates

*n* is input bit length, *m* is number of inverted input.

m, n = 2, 3, 4, 5, m <= n.


	Input						
10		l <i>m-1</i>	l <i>m</i>		In-1	Output O	
0	0	0	1	1	1	0	
1	х	х	х	х	х	1	
х	1	х	х	х	х	1	
х	х	1	х	х	х	1	
х	х	х	0	х	х	1	
х	х	х	х	0	х	1	
х	х	х	х	х	0	1	

#### NANDnT - 3-state Output NAND Gates


*n* is input bit length, n = 12

I		Output			
	EN	10		I <i>n</i> -1	0
	0	1	1	1	0
	0	0	х	х	1
	0	х	0	х	1
	0	х	х	0	1
	1	х	х	х	Z

402



NAND4N2B



NAND5N1B



NAND5N5B



NAND9B



NAND2N1S

NAND3N2S


NAND4N2S

 $\triangleright$ 

-⊳ -⊳



NAND4N3B



NAND5N2B



NAND6B



NAND12B



NAND2N2S



NAND3N3S



NAND4N3S



NAND4N4B



NAND5N3B



NAND7B



NAND16B



NAND2S




NAND3S



NAND4N4S



NAND5B



NAND5N4B







NAND32B



NAND3N1S




NAND4N1S



NAND4S

#### CR0118 FPGA Generic Library Guide



# NEXUS\_JTAG\_PORT

## Soft Nexus-Chain Connector

JTAG TDI- JTAG TDO- JTAG TCK < TTAG TMS	
TTAG TTAG TRST	

NEXUS\_JTAG\_PORT

This component is required when using any components from the "FPGA Instruments.IntLib" integrated library or using on chip debug (OCD) system type processors from the "FPGA Processors.IntLib" integrated library.


NEXUS\_JTAG\_PORT essentially forms the soft JTAG ports of all debug systems cores and instruments. It allows all JTAG ports to be chained together in one single component. The example below show a typical connection with NEXUS\_JTAG\_CONNECTOR port component from the "FPGA NanoBoard Port-Plugin.IntLib" integrated library.

1740         TDI           1748         TDO           1748         TCO           1748         TCK           1748         TCK           1748         TCK	JTAG_NEXUS_TDI JTAG_NEXUS_TDO JTAG_NEXUS_TCK JTAG_NEXUS_TMS	
TRST	-vcc	

## NOR2 – 32 NOR Gates

I[1..0]

NOR2B



NOR2N1B



NOR2N2B



NOR3B



NOR3N1B

NOR3N2B

#### NOR3N3B



NOR4B

NOR Gates provide a variety of NOR functions, range from 2 to 32 inverted or non-inverted Inputs and with or without strobe.

#### NORn - Non-Inverted input NOR Gates

*n* is input bit length, *n* = 2, 3, 4, 5, 6, 7, 8, 9, 12, 16, 32

	Input				
10		I <i>n</i> -1	Output O		
0	0	0	1		
1	х	х	0		
Х	1	Х	0		
х	х	1	0		

#### NORnNm - Inverted input NOR Gates

*n* is input bit length, *m* is number of inverted input.


 $m, n = 2, 3, 4, 5, m \le n.$ 

	Input						
10		l <i>m-1</i>	l <i>m</i>		In-1	Output O	
1	1	1	0	0	0	1	
0	х	х	х	х	х	0	
х	0	х	х	х	х	0	
х	х	0	х	х	х	0	
х	х	х	1	х	х	0	
х	х	х	х	1	х	0	
х	х	х	х	х	1	0	

#### NORnG – NOR Gates with strobes

*n* is input bit length, n = 4

	Output			
G	10		I <i>n</i> -1	0
1	0	0	0	1
1	1	х	х	0
1	х	1	х	0
1	х	х	1	0
0	х	Х	х	0



NOR4N1B



NOR5B



NOR5N4B



NOR8B



NOR32B



NOR3N1S



NOR4N1S



NOR4N2B



NOR5N1B



NOR5N5B



NOR9B







#### NOR3N2S



NOR4N2S



NOR4N3B



NOR5N2B



NOR6B



NOR12B



NOR2N2S








NOR4N3S



NOR4N4B



NOR5N3B



NOR7B



NOR16B



NOR2S




NOR3S




NOR4N4S


#### CR0118 FPGA Generic Library Guide












NOR7S

NOR8S

NOR9S

NOR12S



NOR16S

#### NUM0 – NUMF


0000

0001


NUM0

# Hex Number Connector of Value 0 – F

NUMn is used to provide a permanent HEX value n at the output (O3-O0). The following truth table shows the output of all number connector.



NUMn	Hex		Out	puts	
NOMIT	Value	O3	02	01	00
NUM0	0	0	0	0	0
NUM1	1	0	0	0	1
NUM2	2	0	0	1	0
NUM3	3	0	0	1	1
NUM4	4	0	1	0	0
NUM5	5	0	1	0	1
NUM6	6	0	1	1	0
NUM7	7	0	1	1	1
NUM8	8	1	0	0	0
NUM9	9	1	0	0	1
NUMA	Α	1	0	1	0
NUMB	В	1	0	1	1
NUMC	С	1	1	0	0
NUMD	D	1	1	0	1
NUME	E	1	1	1	0
NUMF	F	1	1	1	1

















NUMC









# OR2 – 32 OR Gates



OR2B



OR2DB



OR2N1B



OR2N2B



OR3B



OR3N1B



OR3N2B

OR Gates provide a variety of OR functions, range from 2 to 32 inverted or non-inverted Inputs and Single or Dual output.

**OR***n* - Non-Inverted input OR Gates

*n* is input bit length, *n* = 2, 3, 4, 5, 6, 7, 8, 9, 12, 16, 32

	Input					
10		I <i>n</i> -1	0			
0	0	0	0			
1	Х	х	1			
х	1	Х	1			
х	х	1	1			

#### ORnNm - Inverted input OR Gates

*n* is input bit length, *m* is number of inverted input.

 $m, n = 2, 3, 4, 5, m \le n.$ 

	Input						
10		l <i>m-1</i>	l <i>m</i>		In-1	0	
1	1	1	0	0	0	0	
0	х	х	х	х	х	1	
х	0	х	х	х	х	1	
х	х	0	х	х	х	1	
х	х	х	1	х	х	1	
х	х	х	х	1	х	1	
х	х	х	х	х	1	1	

#### ORnD - Dual Output OR Gates

*n* is input bit length, n = 2, 3, 4, 8

Input			Out	tput
10		In-1	Y	YN
0	0	0	0	1
1	х	х	1	0
х	1	х	1	0
х	х	1	1	0

I0



OR3N3B



OR4N2B



OR5N1B



OR5N5B



OR9B



OR2DS



OR3DS



OR4B



OR4N3B



OR5N2B



OR6B







OR2N1S



OR3N1S



OR4DB



OR4N4B





OR5N3B





OR7B







OR2N2S



OR3N2S



[[4..0]

OR5B



OR5N4B



OR8B




OR32B



OR2S



OR3N3S



OR9S

OR12S

OR16S

OR5N5S

OR4N2S

OR5N1S

-

->

->


->

->

-

-OR8S

# PAR9 9-Bit Odd/Even Parity Generators/Checkers



PAR9 is a universal, monolithic, 9-bit (8 data bits plus 1 parity bit) parity generators/checkers feature odd/even outputs (EVENO, ODDO) and control inputs to facilitate operation in either odd- or even-parity application. Depending on whether even or odd parity is being generated or checked, then EVEN or ODD inputs can be utilized as the parity or the 9th-bit input.

Inputs	Out	puts		
17-10	EVEN	ODD	EVENO	ODDO
even number of '1's	1	0	1	0
odd number of '1's	1	0	0	1
even number of '1's	0	1	0	1
odd number of '1's	0	1	1	0
Х	1	1	0	0
Х	0	0	1	1


PAR9S

# PULLDOWN, 4, 8, 12, 16, 32

# **Pull Down Resistors**



PULLDOWN, PULLDOWN4, PULLDOWN8, PULLDOWN12, PULLDOWN16, PULLDOWN32 are, respectively 1-bit, 4-bit, 12-bit, 16-bit, 32-bit pull-down resistors.



PULLDOWN16S

# PULLUP, 4, 8, 12, 16, 32


# **Pull Up Resistors**

	PULLUP, PULLUP4, PULLUP8, PULLUP12, PULLUP16, PULLUP32 are, respectively 1-bit, 4-bit, 12-bit, 16-bit and 32-bit pull-up resistors.				
O[30]			C[150]		
PULLUP4B	PULLUP8B	PULLUP12B	PULLUP16B		
<b></b> O[310]					
PULLUP32B	PULLUP4S	PULLUP8S	PULLUP12S		

PULLUP16S

#### RAMS, RAMD

# Single/Dual Port Random Access Memory



RAMS

The RAMS and RAMD are single and dual port random access memory.

When write enable (WE) is High, data (DIN) input is transferred to the memory on the configured clock trigger, addressed by the input (ADDR) address bus.

Data output (DOUT) is always active on the defined clock trigger and valid address (ADDR) input.

Data lengths and clock trigger is configurable by editing the following parameters found on the component properties:

**Memory\_Depth** - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.

**Memory\_Width** - This defines the data port size. It is set to DefinedBy=DIN. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DIN) input port.

**Memory\_ClockEdge** - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.

**Memory\_ContentFile** – This enables the ram content to be initialized using a Hex (Intel format) file.

Inputs					Outputs
WE	CLK	ADDR	DIN	DOUT RAM Contents	
0	clk	addr	Х	RAM(addr)	No Chg
1	clk	addr	data	data	RAM(addr) => data

addr=RAM address

RAM(addr)=RAM contents at address ADDR

data=RAM input data

## RAMSB, RAMDB Single/Dual Port Random Access Memory With Byte Write Enable

₽	> CLKA	DINA[] DOUTA[]
		ADDRA[] WEA
	CI VID	ByteWEA[]
Þ	> CLKB	DINB[] 🗢 DOUTB[]
		ADDRB[] 🗢 WEB <-
		ByteWEB[]

RAMDB

₽	> CLK DIN[] - DOUT[] -	<)•
	ADDR[] WE	<b>₽</b>
	ByteWE[]	=10

RAMSB

The RAMSB and RAMDB are single and dual port random access memory with byte write enable. When the memory width spans multiple bytes, individual bytes of data can be accessed during the Read or Write cycles.

When write enable (WE) is high, depending on the value of byte write enable (ByteWE), corresponding bytes of data (DIN) input are transferred to the memory on the configured clock trigger, addressed by the input (ADDR) address bus.

Data output (DOUT) is always active, depending on the value of byte write enable (ByteWE), on the defined clock trigger and valid address (ADDR) input.

Data lengths and clock trigger is configurable by editing the following parameters found on the component properties:

**Memory\_Depth** - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.

**Memory\_Width** - This defines the data port size. It is set to DefinedBy=DIN. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DIN) input port.

**Memory\_ClockEdge** - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.

**Memory\_ContentFile** – This enables the ram content to be initialized using a Hex (Intel format) file.

	Inp	outs			Outputs	
WE	CLK	ADDR	DIN	DOUT RAM Contents		
0	clk	addr	Х	RAM(ByteWE(addr))	No Chg	
1	clk	addr	data	data	RAM(ByteWE(addr)) => data	

addr=RAM address

RAM(addr)=RAM contents at address ADDR


data=RAM input data

clk=Clock edge defined by Memory\_ClockEdge parameter

ByteWE=Select signal for individual bytes

### RAMSE, RAMDE

# Single/Dual Port Random Access Memory With Enable



RAMSE

The RAMSE and RAMDE are single and dual port random access memory with enable.

When enable (EN) is High, data transfer is disabled and no change occurs at data output (DOUT).

When enable (EN) is Low and write enable (WE) is High, data (DIN) input is transferred to the memory on the configured clock trigger, addressed by the input (ADDR) address bus.

When enable (EN) is Low, data output (DOUT) is always active on the defined clock trigger and valid address (ADDR) input.

Data lengths and clock trigger is configurable by editing the following parameters found on the component properties:

**Memory\_Depth** - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.

**Memory\_Width** - This defines the data port size. It is set to DefinedBy=DIN. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DIN) input port.

**Memory\_ClockEdge** - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.

**Memory\_ContentFile** – This enables the ram content to be initialized using a Hex (Intel format) file.

Inputs				Outputs		
EN	WE	CLK	ADDR	DIN	DOUT	RAM Contents
1	Х	Х	Х	Х	No Chg	No Chg
0	0	clk	addr	Х	RAM(addr)	No Chg
0	1	clk	addr	data	data	RAM(addr) => data

addr=RAM address

RAM(addr)=RAM contents at address ADDR

data=RAM input data

### RAMSEB, RAMDEB

# Single/Dual Port Random Access Memory With Enable And Byte Write Enable

-Þ	> CLKA DINA[] DOUTA[]	
₽	ADDRA[] WEA ENA ByteWEA[] > CLKB	8448
	DINB[] DOUTB[] ADDRB[] WEB	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	ENB ByteWEB[]	<+ <∎

RAMDEB

	CLK DIN[] DOUT[]	-Þ
-	ADDR[]	
<-	WE	
<-	EN	
-	ByteWE[]	

RAMSEB

The RAMSEB and RAMDEB are single and dual port random access memory with enable and byte write enable. When the memory width spans multiple bytes, individual bytes of data can be accessed during the Read or Write cycles.

When enable (EN) is High, data transfer is disabled and no change occurs at data output (DOUT). When enable (EN) is Low and write enable (WE) is High, depending on the value of byte write enable (ByteWE), corresponding bytes of data (DIN) input are transferred to the memory on the configured clock trigger, addressed by the input (ADDR) address bus.

When enable (EN) is Low, data output (DOUT) is always active, depending on the value of byte write enable (ByteWE), on the defined clock trigger and valid address (ADDR) input.

Data lengths and clock trigger is configurable by editing the following parameters found on the component properties:

**Memory\_Depth** - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.

**Memory\_Width** - This defines the data port size. It is set to DefinedBy=DIN. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DIN) input port.

**Memory\_ClockEdge** - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.

**Memory\_ContentFile** – This enables the ram content to be initialized using a Hex (Intel format) file.

		Inputs				Outputs
EN	WE	CLK	ADDR	DIN	DOUT	RAM Contents
1	Х	Х	Х	Х	No Chg	No Chg
0	0	clk	addr	Х	RAM(ByteWE(addr))	No Chg
0	1	clk	addr	data	data	RAM(ByteWE(addr)) => data

addr=RAM address

RAM(addr)=RAM contents at address ADDR


data=RAM input data

clk=Clock edge defined by Memory\_ClockEdge parameter

ByteWE=Select signal for individual bytes

#### RAMSR, RAMDR

# Single/Dual Port Random Access Memory With Reset



RAMSR

The RAMSR and RAMDR are single and dual port random access memory with reset.

When reset (RST) is High, data output (DOUT) is cleared on the defined clock trigger.

When write enable (WE) is High, data input (DIN) can be transferred to memory on the defined clock trigger while reset is High or Low.

When reset (RST) and write enable (WE) is Low, data output (DOUT) is active on the defined clock trigger and valid address (ADDR) input.

Data lengths and clock trigger is configurable by editing the following parameters found on the component properties:

**Memory\_Depth** - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.

**Memory\_Width** - This defines the data port size. It is set to DefinedBy=DIN. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DIN) input port.

**Memory\_ClockEdge** - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.

**Memory\_ContentFile** – This enables the ram content to be initialized using a Hex (Intel format) file.

		Inputs		Outputs		
RST	WE	CLK	ADDR	DIN	DOUT	RAM Contents
1	0	clk	Х	Х	0	No Chg
1	1	clk	addr	data	0	RAM(addr) => data
0	0	clk	addr	Х	RAM(addr)	No Chg
0	1	clk	addr	data	data	RAM(addr) => data


addr=RAM address

RAM(addr)=RAM contents at address ADDR

data=RAM input data

#### RAMSRB, RAMDRB

# Single/Dual Port Random Access Memory With Reset And Byte Write Enable



RAMDRB



RAMSRB

The RAMSRB and RAMDRB are single and dual port random access memory with reset and byte write enable. When the memory width spans multiple bytes, individual bytes of data can be accessed during the Read or Write cycles.

When reset (RST) is High, data output (DOUT) is cleared on the defined clock trigger.

When write enable (WE) is High, depending on the value of byte write enable (ByteWE), corresponding bytes of data input (DIN) can be transferred to memory on the defined clock trigger while reset is High or Low.

When reset (RST) and write enable (WE) is Low, data output (DOUT) is active, depending on the value of byte write enable (ByteWE), on the defined clock trigger and valid address (ADDR) input.

Data lengths and clock trigger is configurable by editing the following parameters found on the component properties:

**Memory\_Depth** - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.

**Memory\_Width** - This defines the data port size. It is set to DefinedBy=DIN. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DIN) input port.

**Memory\_ClockEdge** - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.

**Memory\_ContentFile** – This enables the ram content to be initialized using a Hex (Intel format) file.

		Inputs			Outputs		
RST	WE	CLK	ADDR	DIN	DOUT	RAM Contents	
1	0	clk	Х	Х	0	No Chg	
1	1	clk	addr	data	0	RAM(ByteWE(addr)) => data	
0	0	clk	addr	Х	RAM(ByteWE(addr))	No Chg	
0	1	clk	addr	data	data	RAM(ByteWE(addr)) => data	

addr=RAM address

RAM(addr)=RAM contents at address ADDR

data=RAM input data

clk=Clock edge defined by Memory\_ClockEdge parameter

ByteWE=Select signal for individual bytes

### **RAMSRE, RAMDRE**

# Single/Dual Port Random Access Memory With Enable and Reset

Α Α	> CLKA RSTA	DINA[] 🖘 DOUTA[] 🗢
		ADDRA[] ← WEA ← ENA ←
4 4	> CLKB	DINB[] 🖘
-Þ	RSTB	DOUTB[] 🗲
		ADDRB[] WEB ENB
		RAMDRE
ΑĄ	> CLK RST	DOUT[] 🖛
		ADDR[]

The RAMSRE and RAMDRE are single and dual port random access memory with enable and Reset.

When enable (EN) is High, all control inputs are overridden. Data transfer is disabled and no change occurs at data output (DOUT).

When enable (EN) is Low and reset (RST) is High, data output (DOUT) is cleared on the defined clock trigger.

When write enable (WE) is High, data input (DIN) can be transferred to memory on the defined clock trigger while reset is High or Low.

When enable (EN), reset (RST) and write enable (WE) is Low, data output (DOUT) is active on the defined clock trigger and valid address (ADDR) input.

Data lengths and clock trigger is configurable by editing the following parameters found on the component properties:

**Memory\_Depth** - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.

**Memory\_Width** - This defines the data port size. It is set to DefinedBy=DIN. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DIN) input port.

**Memory\_ClockEdge** - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.

**Memory\_ContentFile** – This enables the ram content to be initialized using a Hex (Intel format) file.

		Inp		Outputs			
EN	RST	WE	CLK	ADDR	DIN	DOUT	RAM Contents
1	Х	Х	Х	Х	Х	No Chg	No Chg
0	1	0	clk	Х	Х	0	No Chg
0	1	1	clk	addr	data	0	RAM(addr) => data
0	0	0	clk	addr	Х	RAM(addr)	No Chg
0	0	1	clk	addr	data	data	RAM(addr) => data

addr=RAM address

RAM(addr)=RAM contents at address ADDR

data=RAM input data

clk=Clock edge defined by Memory\_ClockEdge parameter

RAMSRE

EN 🗢

## RAMSREB, RAMDREB

## Single/Dual Port Random Access Memory With Enable, Reset And Byte Write Enable

₽ ₽	> CLKA RSTA	DINA[] 🗢 DOUTA[] 🗲
4	> CLKB	ADDRA[] ↔ WEA ↔ ENA ↔ ByteWEA[] ↔
₽	RSTB	DINB[] DOUTB[] ADDRB[]
		WEB ← ENB ← ByteWEB[] ←

RAMDREB

4	CLK DIN[] RST DOUT[]	₽ ₽
	ADDR[]	
<-	WE	
⊲-	EN	
-	ByteWE[]	

RAMSREB

The RAMSREB and RAMDREB are single and dual port random access memory with enable, reset and byte write enable. When the memory width spans multiple bytes, individual bytes of data can be accessed during the Read or Write cycles.

When enable (EN) is High, all control inputs are overridden. Data transfer is disabled and no change occurs at data output (DOUT). When enable (EN) is Low and reset (RST) is High, data output (DOUT) is cleared on the defined clock trigger.

When write enable (WE) is High, depending on the value of byte write enable (ByteWE), corresponding bytes of data input (DIN) can be transferred to memory on the defined clock trigger while reset is High or Low.

When enable (EN), reset (RST) and write enable (WE) is Low, data output (DOUT) is active, depending on the value of byte write enable (ByteWE), on the defined clock trigger and valid address (ADDR) input.

Data lengths and clock trigger is configurable by editing the following parameters found on the component properties:

**Memory\_Depth** - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.

**Memory\_Width** - This defines the data port size. It is set to DefinedBy=DIN. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DIN) input port.

**Memory\_ClockEdge** - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.

**Memory\_ContentFile** – This enables the ram content to be initialized using a Hex (Intel format) file.

	Inputs						Outputs
EN	RST	WE	CLK	ADDR	DIN	DOUT	RAM Contents
1	Х	Х	Х	Х	Х	No Chg	No Chg
0	1	0	clk	Х	Х	0	No Chg
0	1	1	clk	addr	data	0	RAM(ByteWE(addr)) => data
0	0	0	clk	addr	Х	RAM(ByteWE(addr))	No Chg
0	0	1	clk	addr	data	data	RAM(ByteWE(addr)) => data

addr=RAM address

RAM(addr)=RAM contents at address ADDR


data=RAM input data

CR0118 FPGA Generic Library Guide

ByteWE=Select signal for individual bytes

#### **ROMS, ROMD**

## Single/Dual Port Read Only Memory



ROMS

ROMS and ROMD are single and dual port read only memory. Data output (DOUT) is always active on the defined clock trigger and valid address (ADDR) input.

Memory initialization, data lengths and clock trigger is configurable by editing the following parameter found on the component properties:

**Memory\_Depth** - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.

**Memory\_Width** - This defines the data port size. It is set to DefinedBy=DOUT. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DOUT) output port.

**Memory\_ClockEdge** - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.

**Memory\_ContentFile** – This enables the rom content to be initialized using a Hex (Intel format) file.


Inp	outs	Outputs		
CLK	ADDR	DOUT	ROM Contents	
clk	addr	ROM(addr)	No Chg	

addr=ROM address

ROM(addr)=ROM contents at address ADDR

#### ROMSE, ROMDE

# Single/Dual Port Read Only Memory With Enable





ROMSE

ROMSE and ROMDE are single and dual port read only memory with enable. When enable (EN) is High, data transfer is disabled and no change occurs at data output (DOUT). When enable (EN) is Low, data output (DOUT) is always active on the defined clock trigger and valid address (ADDR) input.

Memory initialization, data lengths and clock trigger is configurable by editing the following parameter found on the component properties:

**Memory\_Depth** - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.

**Memory\_Width** - This defines the data port size. It is set to DefinedBy=DOUT. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DOUT) output port.

**Memory\_ClockEdge** - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.


**Memory\_ContentFile** – This enables the rom content to be initialized using a Hex (Intel format) file.

	Inputs		Outputs		
EN	CLK	ADDR	DOUT	ROM Contents	
1	Х	Х	No Chg	No Chg	
0	clk	addr	ROM(addr)	No Chg	

addr=ROM address

ROM(addr)=ROM contents at address ADDR

## ROMSR, ROMDR Single/Dual Port Read Only Memory With Reset



reset. When reset (RST) is High, data output (DOUT) is cleared on the defined clock trigger. When reset (RST) is Low, data output (DOUT) is always active on the defined clock trigger and valid address (ADDR) input. Memory initialization, data lengths and clock trigger is configurable by

ROMSR and ROMDR are single and dual port read only memory with

→ CLK → RST DOUT[..] → ADDR[..] ←

ROMSR

Memory initialization, data lengths and clock trigger is configurable by editing the following parameter found on the component properties:

**Memory\_Depth** - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.

**Memory\_Width** - This defines the data port size. It is set to DefinedBy=DOUT. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DOUT) output port.

**Memory\_ClockEdge** - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.

**Memory\_ContentFile** – This enables the rom content to be initialized using a Hex (Intel format) file.


	Inputs		Outputs		
RST	CLK	ADDR	DOUT	ROM Contents	
1	clk	Х	0	No Chg	
0	clk	addr	ROM(addr)	No Chg	

addr=ROM address

ROM(addr)=ROM contents at address ADDR

# **ROMSRE, ROMDRE**

# Single/Dual Port Read Only Memory With Enable and Reset





ROMSE and ROMDE are single and dual port read only memory with enable. When enable (EN) is High, all control inputs are overridden. Data transfer is disabled and no change occurs at data output (DOUT). When enable is Low and reset (RST) is High, data output (DOUT) is cleared on the defined clock trigger.

When enable (EN) and reset (RST) is Low, data output (DOUT) is always active on the defined clock trigger and valid address (ADDR) input.

Memory initialization, data lengths and clock trigger is configurable by editing the following parameter found on the component properties:

**Memory\_Depth** - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.

**Memory\_Width** - This defines the data port size. It is set to DefinedBy=DOUT. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DOUT) output port.

**Memory\_ClockEdge** - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.

**Memory\_ContentFile** – This enables the rom content to be initialized using a Hex (Intel format) file.


Inputs				Outputs		
EN	RST	CLK	ADDR	DOUT	ROM Contents	
1	Х	Х	Х	No Chg	No Chg	
0	1	clk	Х	0	No Chg	
0	0	clk	addr	ROM(addr)	No Chg	


addr=ROM address

ROM(addr)=ROM contents at address ADDR


# SOP2\_2, SOP2\_3, SOP2\_4, SOP4\_2


# **Sum of Products**












SOP4\_2B



SOP2\_3S


SOP2\_4S



SOP4\_2S

## SR4CE, SR8CE, SR16CE, SR32CE

# Serial-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear



SR4CE, SR8CE, SR16CE and SR32CE are respectively 4-bit, 8-bit, 16bit and 32-bit shift registers, with a shift-left serial input (SLI), parallel outputs (Q), clock enable (CE) and asynchronous clear (CLR) inputs. When High, the CLR input overrides all other inputs and resets the data outputs (Q) to logic level zero. When CE is High and CLR is Low, the data on the SLI input is loaded into the first bit of the shift register during the Low-to-High clock (C) transition and appears on the Q0 output. During subsequent Low-to-High clock transitions, when CE is High and CLR is Low, data is shifted to the next highest bit position as new data is loaded into Q0 (That is, SLI  $\rightarrow$  Q0, Q0  $\rightarrow$  Q1, Q1  $\rightarrow$  Q2, and so forth). The register ignores clock transitions when CE is Low.


Registers can be cascaded by connecting the last Q output (Q3 for SR4CE, Q7 for SR8CE, Q15 for SR16CE, or Q31 for SR32CE) of one stage to the SLI input of the next stage and connecting clock, CE, and CLR in parallel.

Inputs				Outputs		
CLR	CE	SLI	С	Q0	Qz – Q1	
1	Х	Х	Х	0	0	
0	0	Х	Х	No Chg	No Chg	
0	1	1	$\uparrow$	1	qn-1	
0	1	0	$\uparrow$	0	qn-1	

z = 3 for SR4CE; z = 7for SR8CE; z = 15 for SR16CE; z = 31 for SR32CE


qn-1 = state of referenced output one setup time prior to active clock transition

SR32CEB




# SR4CLE, SR8CLE, SR16CLE, SR32CLE

## Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear



SR8CLEB



SR4CLE, SR8CLE, SR16CLE and SR32CLE are respectively 4-bit, 8-bit, 16-bit and 32-bit shift registers with a shift-left serial input (SLI), parallel inputs (D), parallel outputs (Q), and three control inputs: clock enable (CE), load enable (L), and asynchronous clear (CLR). The register ignores clock transitions when L and CE are Low. When High, the asynchronous CLR pin overrides all other inputs and resets the data outputs (Q) to logic level zero. When L is High and CLR is Low, data on the Dn – D0 inputs is loaded into the corresponding Qn – Q0 bits of the register. When CE is High and L and CLR are Low, data on the SLI input is loaded into the first bit of the shift register during the Low-to-High clock (C) transition and appears on the Q0 output. During subsequent clock transitions, when CE is High and L and CLR are Low, the data is shifted to the next highest bit position as new data is loaded into Q0 (That is, SLI  $\rightarrow$  Q0, Q0  $\rightarrow$  Q1, Q1  $\rightarrow$  Q2, and so forth).


Registers can be cascaded by connecting the last Q output (Q3 for SR4CLE, Q7 for SR8CLE, Q15 for SR16CLE, or Q31 for SR32CLE) of one stage to the SLI input of the next stage and connecting clock, CE, L, and CLR inputs in parallel.

Inputs					Outputs		
CLR	L	CE	SLI	Dn – D0	С	Q0	Qz – Q1
1	Х	Х	Х	Х	Х	0	0
0	1	Х	Х	Dn – D0	$\uparrow$	D0	Dn
0	0	1	SLI	Х	$\uparrow$	SLI	qn-1
0	0	0	Х	Х	Х	No Chg	No Chg

z = 3 for SR4CLE; z = 7 for SR8CLE; z = 15 for SR16CLE; z = 31 for SR32CLE


qn-1 = state of referenced output one setup time prior to active clock transition

SR32CLEB




### SR4CLED. SR8CLED. SR16CLED. SR32CLED

### Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Asynchronous Clear




->> С CLR 4

SR8CLEDB







SR4CLED, SR8CLED, SR16CLED and SR32CLED are respectively 4-bit, 8-bit, 16- and 32-bit shift registers with shift-left (SLI) and shift-right (SRI) serial inputs, parallel inputs (D), parallel outputs (Q), and four control inputs: clock enable (CE), load enable (L), shift left/right (LEFT), and asynchronous clear (CLR). The register ignores clock transitions when CE and L are Low. When High, the asynchronous clear overrides all other inputs and resets the data outputs (Qn) to logic level zero. When L is High and CLR is Low, the data on the D inputs is loaded into the corresponding Q bits of the register. When CE is High and L and CLR are Low, data is shifted right or left, depending on the state of the LEFT input. If LEFT is High, data on the SLI is loaded into Q0 during the Low-to-High clock transition and shifted left (to Q1, Q2, and so forth) during subsequent clock transitions. If LEFT is Low, data on the SRI is loaded into the last Q output (Q3 for SR4CLED, Q7 for SR8CLED, Q15 for SR16CLED, or Q31 for SR32CLED) during the Low-to-High clock transition and shifted right (to Q2, Q1,... for SR4CLED; to Q6, Q5,... for SR8CLED; to Q14, Q13,... for SR16CLED and to Q30, Q29,... for SR32CLED) during subsequent clock transitions.

#### SR4CLED Truth Table

	Inputs								Ou	tputs
CLR	L	CE	LEFT	SLI	SRI	D3 – D0	С	Q0	Q3	Q2 – Q1
1	Х	Х	Х	Х	Х	Х	Х	0	0	0
0	1	Х	Х	Х	Х	D3– D0	$\uparrow$	D0	D3	Dn
0	0	0	Х	Х	Х	Х	Х	No Chg	No Chg	No Chg
0	0	1	1	SLI	Х	Х	$\uparrow$	SLI	q2	qn-1
0	0	1	0	Х	SRI	Х	$\uparrow$	q1	SRI	qn+1

qn-1 and qn+1 = state of referenced output one setup time prior to active clock transition

#### SR8CLED Truth Table

	Inputs								Outputs		
CLR	L	CE	LEFT	SLI	SRI	D7 – D0	С	Q0	Q7	Q6 – Q1	
1	Х	Х	Х	Х	Х	Х	Х	0	0	0	
0	1	Х	Х	Х	Х	D7 – D0	$\uparrow$	D0	D7	Dn	
0	0	0	Х	Х	Х	Х	Х	No Chg	No Chg	No Chg	
0	0	1	1	SLI	Х	Х	$\uparrow$	SLI	q6	qn-1	
0	0	1	0	Х	SRI	Х	$\uparrow$	q1	SRI	qn+1	

qn-1 or qn+1 = state of referenced output one setup time prior to active clock

-> SLI Q0 Q1 Q2 Q2 Q3 -> D0  $\begin{array}{c|c} - & D_1 \\ - & D_2 \\ - & D_3 \end{array}$ -> SRI -> L -> LEFT -> CE - > CCLR 4

transition

#### SR16CLED Truth Table


	Inputs								Outputs	1
CLR	L	CE	LEFT	SLI	SRI	D15 – D0	С	Q0	Q15	Q14 – Q1
1	Х	Х	Х	Х	Х	Х	Х	0	0	0
0	1	Х	Х	Х	Х	D15 – D0	$\uparrow$	D0	D15	Dn
0	0	0	Х	Х	Х	Х	Х	No Chg	No Chg	No Chg
0	0	1	1	SLI	Х	Х	$\uparrow$	SLI	q14	qn-1
0	0	1	0	Х	SRI	Х	$\uparrow$	q1	SRI	qn+1


qn-1 or qn+1 = state of referenced output one setup time prior to active clock transition

#### SR32CLED Truth Table

	Inputs								Outputs		
CLR	L	CE	LEFT	SLI	SRI	D31 – D0	С	Q0	Q31	Q30 – Q1	
1	Х	Х	Х	Х	Х	Х	Х	0	0	0	
0	1	Х	Х	Х	Х	D31 – D0	$\uparrow$	D0	D31	Dn	
0	0	0	Х	Х	Х	Х	Х	No Chg	No Chg	No Chg	
0	0	1	1	SLI	Х	Х	$\uparrow$	SLI	q30	qn-1	
0	0	1	0	Х	SRI	Х	$\uparrow$	q1	SRI	qn+1	

qn-1 or qn+1 = state of referenced output one setup time prior to active clock transition






SR16CLEDS

\_

Version (v2.204) Jul 17, 2008

### SR4RE, SR8RE, SR16RE, SR32RE

# Serial-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset






SR4RE, SR8RE, SR16RE and SR32RE are respectively 4-bit, 8-bit, 16bit and 32-bit shift registers with shift-left serial input (SLI), parallel outputs (Qn), clock enable (CE), and synchronous reset (R) inputs. The R input, when High, overrides all other inputs during the Low-to-High clock (C) transition and resets the data outputs (Q) to logic level zero. When CE is High and R is Low, the data on the SLI is loaded into the first bit of the shift register during the Low-to-High clock (C) transition and appears on the Q0 output. During subsequent Low-to-High clock transitions, when CE is High and R is Low, data is shifted to the next highest bit position as new data is loaded into Q0 (That is, SL  $\Rightarrow$  Q0, Q  $\Rightarrow$  Q1, Q  $\Rightarrow$  Q2, and so forth). The register ignores clock transitions when CE is Low.

Registers can be cascaded by connecting the last Q output (Q3 for SR4RE, Q7 for SR8RE, Q15 for SR16RE or Q31 for SR32RE) of one stage to the SLI input of the next stage and connecting clock, CE, and R in parallel.

	Inp	outs		Outputs		
R	CE	SLI	С	Q0	Qz – Q1	
1	Х	Х	$\uparrow$	0	0	
0	0	Х	Х	No Chg	No Chg	
0	1	1	$\uparrow$	1	qn-1	
0	1	0	$\uparrow$	0	qn-1	


z = 3 for SR4RE; z = 7 for SR8RE; z = 15 for SR16RE; z = 31 for SR32RE

qn-1 = state of referenced output one setup time prior to active clock transition




### SR4RLE, SR8RLE, SR16RLE, SR32RLE

### Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset




SR4RLE, SR8RLE, SR16RLE and SR32RLE are respectively 4-bit, 8-bit, 16-bit and 32-bit shift registers with shift-left serial input (SLI), parallel inputs (D), parallel outputs (Q), and three control inputs: clock enable (CE), load enable (L), and synchronous reset (R). The register ignores clock transitions when L and CE are Low. When High the synchronous reset R overrides all other inputs during the Low-to-High clock (C) transition and resets the data outputs (Q) to logic level zero. When L is High and R is Low during the Low-to-High clock transition, data on the D inputs is loaded into the corresponding Q bits of the register. When CE is High and L and R are Low, data on the SLI input is loaded into the first bit of the shift register during the Low-to-High clock (C) transition and appears on the Q0 output. During subsequent clock transitions, when CE is High and L and R are Low, the data is shifted to the next highest bit position as new data is loaded into Q0 (That is, SL  $\rightarrow$  Q0, Q  $\rightarrow$  Q1, Q  $\rightarrow$  Q2, and so forth).



Registers can be cascaded by connecting the last Q output (Q3 for SR4RLE, Q7 for SR8RLE, 15 for SR16RLE or 31 for SR32RLE) of one stage to the SLI input of the next stage and connecting clock, CE, L, and R inputs in parallel.


		Inp	uts			Outputs		
R	L	CE	SLI	Dz – D0	С	QÛ	Qz – Q1	
1	Х	Х	Х	Х	$\uparrow$	0	0	
0	1	Х	Х	Dz – D0	$\uparrow$	D0	Dn	
0	0	1	SLI	Х	$\uparrow$	SLI	qn-1	
0	0	0	Х	Х	Х	No Chg	No Chg	

z = 3 for SR4RLE; z = 7 for SR8RLE; z = 15 for SR16RLE; z = 31 for SR32RLE qn-1 = state of referenced output one setup time prior to active clock transition




### SR4RLED, SR8RLED, SR16RLED, SR32RLED

### Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Synchronous Reset




SR4RLEDB



SR4RLED, SR8RLED SR16RLED and SR32RLED are respectively 4-bit, 8-bit, 16-bit and 32-bit shift registers with shift-left (SLI) and shift-right (SRI) serial inputs. parallel inputs (D), parallel outputs (Q) and four control inputs - clock enable (CE), load enable (L), shift left/right (LEFT), and synchronous reset (R). The register ignores clock transitions when CE and L are Low. When High, the synchronous reset R overrides all other inputs during the Low-to-High clock (C) transition and resets the data outputs (Q) to logic level zero. When L is High and R is Low during the Low-to-High clock transition, the data on the D inputs is loaded into the corresponding Q bits of the register. When CE is High and L and R are Low, data is shifted right or left, depending on the state of the LEFT input. If LEFT is High, data on SLI is loaded into Q0 during the Low-to-High clock transition and shifted left (to Q1, Q2, and so forth) during subsequent clock transitions. If LEFT is Low, data on the SRI is loaded into the last Q output (Q3 for SR4RLED, Q7 for SR8RLED, Q15 for SR16RLED or Q31 for SR32RLED) during the Low-to-High clock transition and shifted right (to Q2, Q1,... for SR4RLED; to Q6, Q5,... for SR8RLED; to Q14, Q13,... for SR16RLED or to Q30, Q29,... for SR32RLED) during subsequent clock transitions.

#### SR8RLEDB



SR4RLED

	Inputs								Outputs	;
R	L	CE	LEFT	SLI	SRI	D3 – D0	С	Q0	Q3	Q2 – Q1
1	Х	Х	Х	Х	Х	Х	$\uparrow$	0	0	0
0	1	Х	Х	Х	Х	D3 – D0	$\uparrow$	D0	D3	Dn
0	0	0	Х	Х	Х	Х	Х	No Chg	No Chg	No Chg
0	0	1	1	SLI	Х	Х	$\uparrow$	SLI	q2	qn-1
0	0	1	0	Х	SRI	Х	$\uparrow$	q1	SRI	qn+1

qn-1 or qn+1 = state of referenced output one setup time prior to active clock transition

#### SR8RLED

	Inputs								Outputs		
R	L	CE	LEFT	SLI	SRI	D7– D0	С	Q0	Q7	Q6 – Q1	
1	Х	Х	Х	Х	Х	Х	$\uparrow$	0	0	0	
0	1	Х	Х	Х	Х	D7 – D0	$\uparrow$	D0	D7	Dn	
0	0	0	Х	Х	Х	Х	Х	No Chg	No Chg	No Chg	
0	0	1	1	SLI	Х	Х	$\uparrow$	SLI	q6	qn-1	
0	0	1	0	Х	SRI	Х	$\uparrow$	q1	SRI	qn+1	


SLI -> D[31..0] Q[31..0] SRI -> -> L -> LEFT -> CE ->> С R 4

SR16RLEDB

SR32RLEDB

qn-1 or qn+1 = state of referenced output one setup time prior to active clock

#### CR0118 FPGA Generic Library Guide



SR4RLEDS

transition

#### SR16RLED


	Inputs								Outputs	;
R	L	CE	LEFT	SLI	SRI	D15 – D0	С	QÛ	Q15	Q14 – Q1
1	Х	Х	Х	Х	Х	Х	$\uparrow$	0	0	0
0	1	Х	Х	Х	Х	D15 – D0	$\uparrow$	D0	D15	Dn
0	0	0	Х	Х	Х	Х	Х	No Chg	No Chg	No Chg
0	0	1	1	SLI	Х	Х	$\uparrow$	SLI	q14	qn-1
0	0	1	0	Х	SRI	Х	$\uparrow$	q1	SRI	qn+1

qn-1 or qn+1 = state of referenced output one setup time prior to active clock transition

#### SR32RLED

	Inputs								Outputs		
R	L	CE	LEFT	SLI	SRI	D31 – D0	С	Q0	Q31	Q30 – Q1	
1	Х	Х	Х	Х	Х	Х	$\uparrow$	0	0	0	
0	1	Х	Х	Х	Х	D31 – D0	$\uparrow$	D0	D31	Dn	
0	0	0	Х	Х	Х	Х	Х	No Chg	No Chg	No Chg	
0	0	1	1	SLI	Х	Х	$\uparrow$	SLI	q30	qn-1	
0	0	1	0	Х	SRI	Х	$\uparrow$	q1	SRI	qn+1	

qn-1 or qn+1 = state of referenced output one setup time prior to active clock transition




SR8RLEDS

			-
->	SLI		
->	D0	Q0	
->	D1	Q1	$\geq$
->	D2	Q2	$\geq$
->	D3	Q3	>
->	D4	Q4	>
->	D5	Q5	$\geq$
->	D6	Q6	>
->	D7	Q7	$\geq$
->	D8	Q8	>
->	D9	Q9	$\geq$
->	D10	Q10	$\geq$
->	D11	Q11	$\geq$
->	D12	Q12	$\geq$
->	D13	Q13	>
->	D14	Q14	>
->	D15	Q15	$\geq$
->	SRI		
->	L		
->	LEFT		
->	CE		
->>	· C		
	R		
	ť		

SR16RLEDS

### TCZO

### True/Complement, Zero/One Element



TCZO can output a true signal of A (A), a complement of A ( $\overline{A}$ ), a zero ('0') or a one ('1') to Y depending on the state of B and C.

Inp	uts	Output
В	С	Y
0	0	Ā
0	1	А
1	0	1
1	1	0

### **XNOR2 – 32 XNOR (Exclusive-NOR) Gates**



XNOR Gates provide a variety of XNOR functions, range from 2 to 32 inverted or non-inverted Inputs.

If there is odd number of Low in the inputs, the output Y will be High,





XNOR2N2B



XNOR3B

XNOR3N1B

XORnNm – n-bit input, m-bit inverted XNOR gates

XNORn – n-bit non-inverted input XNOR gates

The truth table can be derived from the following equation:

The truth table can be derived form the following equation:

 $O = I0 \oplus I1 \oplus ... \oplus Im - 1 \oplus Im \oplus ... \oplus In - 1$ 

 $O = IO \oplus I1... \oplus In - 1$ 


*m*, *n* = 2, 3, 4, 5; *m* <= *n*.

otherwise set to Low.

### XNORn – n-bit non-inverted input XNOR gates

Input	Output
l0 l <i>n-1</i>	0
odd number of 1	0
even number of 1	1

n = 2, 3, 4, 5, 6, 7, 8, 9, 12, 16, 32



XNOR3N2B



XNOR3N3B






XNOR4B

XNOR4N1B

XNOR2N1B



XNOR4N2B

IO



XNOR4N3B

I0





XNOR5B

XNOR4N4B

XNOR5N3B

I[6..0]

XNOR7B

I[15..0]

XNOR16B

 $\bigcirc$ 

I0





XNOR5N4B



XNOR5N1B

XNOR5N5B



XNOR9B



XNOR2N1S



XNOR5N2B

XNOR6B



XNOR12B



XNOR2N2S

XNOR2S



 $\sim$ -D





XNOR4S



XNOR3N2S



XNOR4N2S



XNOR3N3S



XNOR4N3S



XNOR3S



XNOR4N4S



[7..0]




XNOR32B









XNOR8S

XNOR9S

XNOR12S

XNOR16S

### XOR2 – 32

### XOR (Exclusive-OR) Gates



XOR2B



XOR2N1B



XOR2N2B



XOR3B



XOR3N1B

#### XORnNm – n-bit input, m-bit inverted XOR Gates

The truth table can be derived from the following equation:


$$O = I0 \oplus I1 \oplus ... \oplus Im - 1 \oplus Im \oplus ... \oplus In - 1$$

 $m, n = 2, 3, 4, 5, m \le n.$ 

.....

#### XORn – n-bit non-inverted inputs XOR gates

Input	Output	
l0 l <i>n-1</i>	0	
odd number of 1	1	
even number of 1	0	




XOR3N2B

-**t** 


XOR3N3B





XOR4B

XOR4N1B



otherwise set to Low

XOR Gates provide a variety of XOR functions, range from 2 to 32

The truth table can be derived from the following equation:

 $O = I0 \oplus I1... \oplus In - 1$ 

n = 2, 3, 4, 5, 6, 7, 8, 9, 12, 16, 32

inverted or non-inverted Inputs.



XOR4N2B



XOR5N1B



XOR4N3B



XOR5N2B



XOR4N4B



XOR5N3B

[4..0]

XOR5B

XOR5N4B



XOR5N5B



XOR9B



XOR2N1S

XOR3N2S

 $\triangleright$ 

 $\triangleright$ 

->

 $\triangleright$ 

-







XOR12B



XOR2N2S



XOR3N3S



XOR4N3S



XOR7B



XOR16B



XOR2S



XOR3S



XOR4N4S



XOR8B



XOR32B



XOR3N1S



XOR4N1S




XOR4S

XOR4N2S

I[15..0]

#### CR0118 FPGA Generic Library Guide



XOR8S

XOR9S

XOR12S

XOR16S

## **Revision History**

Date	Version No.	Revision
25-Jan-2004	1.0	New product release
6-May-2004	2.0	<ul> <li>Service pack 1 release</li> <li>Details new components for 32-bit versions plus additions to Arithmetic Function, Decoder, Encoder, Memory, Multiplexer and Shifter.</li> <li>Various naming conventions, page titles, descriptions, truth-tables and symbols revised.</li> </ul>
9-Dec-2004	2.2	Service pack 2 release New components added: CLKMAN_1, 2, 3, 4
29-Apr-2005	2.201	Demultiplexer output states changed from 'Don't Care' to 'Low'
6-Jun-2005	2.202	Service pack 4 release Byte addressable RAMs added Demultiplexer symbols changed
3-Aug-2005	2.203	Cyclone2, Spartan3E, EC and ECP support added to CLKMAN_1, 2, 3, 4
17-Jul-2008	2.204	Altium Designer Summer 08 SP1
29-Aug-2011	-	Restored page size to book size, updated template.

Software, hardware, documentation and related materials:

Copyright © 2011 Altium Limited.

All rights reserved. You are permitted to print this document provided that (1) the use of such is for personal use only and will not be copied or posted on any network computer or broadcast in any media, and (2) no modifications of the document is made. Unauthorized duplication, in whole or part, of this document by any means, mechanical or electronic, including translation into another language, except for brief excerpts in published reviews, is prohibited without the express written permission of Altium Limited. Unauthorized duplication of this work may also be prohibited by local statute. Violators may be subject to both criminal and civil penalties, including fines and/or imprisonment.

Altium, Altium Designer, Board Insight, DXP, Innovation Station, LiveDesign, NanoBoard, NanoTalk, OpenBus, P-CAD, SimCode, Situs, TASKING, and Topological Autorouting and their respective logos are trademarks or registered trademarks of Altium Limited or its subsidiaries. All other registered or unregistered trademarks referenced herein are the property of their respective owners and no trademark rights to the same are claimed.