

PCI Express 3.0 Signal Quality testing for Systems using Tektronix MSO/DPO/DSA70K (12.5Ghz or Higher) Series Real Time Oscilloscopes

Version 0.9



Index

	Overview Hardware Requirements Oscilloscope:	5
2.2	Permination Load:	5
2.3	Adapters:	6
2.4	SMA TekConnects:	6
2.5	Revision 3.0 Compliance Load Board (CLB):	7
2.6	Test PC Computer:	11
 4. 5. 6. 7. 8. 9. 10. 11. 12. 	SIGTEST Software Tool Requirement Test Setup Scope Configuration Gen 1 Scope Configuration Gen 2 Scope Configuration Gen 3 Using SigTest for Gen 1 Using SigTest for Gen 2 Using SigTest for Gen 3 Gen3 Preset Test Appendix A: Scope/Probe/Cable Calibration 1 Signal Path Compensation:	13 16 22 25 29 31 33 35 37
12.	2 Cable De-skew:	39
	Appendix B: Abbreviations Appendix C: List of Figures	



Revision History

Version	Date	Summary of Change(s)	Contributors
0.9	5/30/2012	Initial Draft	Sarah Boen, Steve Bright, Kalev Sepp, Jit Lim



1. Overview

This document contains the procedure for testing Generation-3 PCI Express Systems that support 8.0 GT/s using Tektronix MSO/DSA/DPO70K(12.5Ghz or higher) real time oscilloscopes.

This document provides the details on

- 1. Using revision 3.0 Compliance Load Board (CLB) test fixture to gather System waveforms for the data lanes at 2.5 GT/s, 5.0 GT/s, and 8 GT/s.
- 2. Analyzing the data to test the add-in-card against the 3.0 PCI-SIG Card Electromechanical (CEM) specification electrical requirements using SIGTEST.



2. Hardware Requirements

2.1 Oscilloscope:

This document is developed using Tektronix digital storage oscilloscopes, Model# MSO/DSA/DPO70K (12.5GHz or higher)/ and 50GS/s sample rate.

Probes/Cables:

One pair of matched SMA cables: Matched 50 Ohm Coaxial SMA cables (Tek P/N 174-4944-xx) with (2) right angle SMA to SMP adapter (Part Number: 71L-19K2-32K1-00101D from Rosenberger).

One pair of SMP to SMP Cables for toggling through the compliance patterns.

Note: If using the AFG3K for DUT toggle use SMP to SMP right angle adapters (Part Number: 71L-19K2-32K1-00101D from Rosenberger) and SMA to BNC Cables.



Figure 1. Matched pair SMA cable and SMP to SMA Adapters.

2.2 Termination Load:

SMP, Female, Straight, 50 Ohms (Part Number: MMTL4991 from Fairview Microwave Inc)





Figure 2. 50 Ohm Termination Load

When data signal lanes are terminated using 50 Ohm loads, it drives the particular lane into compliance mode.

Note: All lanes except the lane under test must be terminated with 50 Ohm terminations for all testing described in this document.

2.3 Adapters:

2 SMA (Male) - SMA (Male) Adapters, 2 SMA (Female)-SMP (Male) Adapters, SMA Power splitter and BNC-SMA Adapter for cable de-skewing.




Figure 3. Miscellaneous components required for cable deskew etc

2.4 SMA TekConnects:

4 TCA-SMA Adapters or 4 TCA-292MM Adapters to connect SMA end of cables to the scope.



Figure 4. TCA-SMA Adapter and TCA-292MM Adapter



2.5 Revision 3.0 Compliance Load Board (CLB):

Compliance fixtures can be ordered from PCISIG at: <u>http://www.pcisig.com/specifications/order_form</u>





Figure 5. Gen-3 PCIE CLB x4x8



DATA from Tx Lane 0



SMP cables for RefClk

Figure 6. Gen-3 PCIE CLB x1x16






Figure 7. Gen-3 PCIE CLB x1x16 with Toggle connections

NOTE:

For toggling through the different compliance patterns and presets, the CLK switch must be set to "COMP MODE SEL".

When making the measurements, the CLK switch must be set to "REF CLK MEAS".






Figure 8. Switch to select Compliance Toggle or Measurement



2.6 Test PC Computer:

1.5 GHz or faster processor with 1GB or more memory, loaded with Microsoft Windows XP Professional operating system or later.



3. SIGTEST Software Tool Requirement

SIGTEST post processing analysis tool available to Serial Enabling Group (SEG) members can be downloaded from <u>www.pcisig.org</u>



4. Test Setup




Figure 9. Connection Example

Note: Post-processing tool Sigtest can also be run on the scope.

Default	2.5GT/s Compliance Pattern
First Toggle	5GT/s (-3.5dB) mode
Second Toggle	5GT/s (-6dB) mode
Third Toggle	8GT/s (Preset 1) mode

The procedure described in this document assumes the following toggle order:



Fourth Toggle	8GT/s(Preset 2) mode
Fifth Toggle	8GT/s(Preset 3) mode
Sixth Toggle	8GT/s(Preset 4) mode
Seventh Toggle	8GT/s(Preset 5) mode
Eighth Toggle	8GT/s(Preset 6) mode
Ninth Toggle	8GT/s(Preset 7) mode
Tenth Toggle	8GT/s(Preset 8) mode
Eleventh Toggle	8GT/s(Preset 9) mode
Twelfth Toggle	8GT/s(Preset 10) mode

If this is not the toggle order for the System under test, then the procedure should be modified accordingly.

- 1. Perform scope calibration and cable de-skew as described in Appendix A.
- 2. Connect the SMA ends of the DATA cables to channels 1 and 2. These channels will be used for capturing signaling from a data lane.
- 3. Connect the SMA ends of the CLK cables to channels 3 and 4. These channels will be used for capturing RefClk from the System.
- 4. Make the SMA connections tight using a torque-wrench. (7-10 in lbs)




Figure 10. Host Setup Page 14 of 43



- 5. Connect the SMP to SMP cable from RX Lane 0 to J85 and J5 on the CLB in order to use the 100MHz clock on the CLB to toggle the DUT. Make sure that the switch is turned to "COMP MODE SEL" and not "REF CLK MEAS".
- 6. Insert CLB into the PCI Express connector on the System.
- 7. Make sure that all the TX data lanes on CLB except the lane being tested are terminated with 50 Ohm terminations.
- 8. Insert the SMP ends of cables from Ch1 and Ch2 into the data TX lane zero pair on the CLB. Insert the SMP ends of cables from Ch3 and Ch4 into the RefClk pair on the CLB. Please make sure that the SMP ends of the cables are fully inserted into the SMP connectors on the fixture.
- 9. Turn on the System power.



5. Scope Configuration Gen 1

- 1. Click on the channel buttons Ch1 and Ch2 (Shown in Figure 16 and Figure 17). Turn off Ch1 and Ch2.
- 2. Press the Run/Stop button on the front panel of the scope
- 3. Under the Trigger section on the front panel of the scope select the Edge Button and select the Trigger source as Ch1
- 4. For best accuracy, the amplitude of DATA and CLK should be adjusted so that both waveforms are around full scale. This takes advantage of full range of A/D converters in the oscilloscope. If the amplitude is greater than 10 divisions, clipping will occur and measurement results will not be valid.



Figure 11. Single Ended Data full scale without clipping

Adjust the scale for DATA and CLK (Using the Vert->Vertical Setup menu option) so that the waveforms come as close as possible to the top and bottom edges of the display without leaving the display. Also make sure that position, offset is set to zero for both channels.

Note: The Vert->Vertical Setup menu option allows finer adjustments than the vertical scale knobs and must be used for optimal adjustments.

5. Set function Math1= Ch1-Ch2



6. Set function Math2= Ch3-Ch4

3°	Math Setup	o - Math 1				X
Math1	Math 1 =	Ch3-Ch4		Editor	Clear Apply	$\nabla \Delta$
Math2	Display	Vertical Control	Predefined Functi	ons	Spectral	
Math3 Math4	01	Math1 Position Label 0.0div a Source Scale Units 100mV b V	Ch1-Ch2 Ch3-Ch4	Spectral Mag	Analysis Basic	
	Avgs	Digital properties	Ch1*Ch2 Ch3*Ch4	Spectral Phase	Advanced	

Figure 12. Math Function set-up to get differential signal (MSO/DSA72004 Scope)

7. Make sure that the position is zero for Math1 function.




Figure 13. MSO/DSA72004 Scope Front Panel

- 8. Make sure that only Math1 waveform is visible on scope screen and that all the channels are turned off.
- 9. Stop the acquisition using the "Run/Stop" button on the front panel.
- 10. Make sure that the pattern on the scope is Compliance pattern as specified by PCIE Base Specification 3.0. By default the compliance pattern is sent at 2.5GT/s. Use the cursors button (Shown in Figure 16 and Figure 17) to place cursors on a pair of adjacent crossover locations that are closest together to make sure that the unit-interval (UI) is around 400ps (for 2.5 GT/s).



Tek Edit Vertical Trig Display . Curst X Pos -6.4ns Cure2 X Pos -6.0ns Cursor-1 Cursor-2 @m 85.4mV 2.0ns 0.0V 2.0ns 50.0GS/s 20.0ps/pt -6.4n 5 313 acqs RL:1.0k 400.0ps April 09, 2007

Note: If the UI is not around 400ps then click Run/Stop button to start the acquisition and press the toggle button on CLB till the UI is around 400ps.

Figure 14. CMM at 2.5GT/s

11. Start the acquisition using the "Run/Stop" button on the front panel.

- Measurements at 2.5GT/s:
 - i. For MSO/DPO/DSA72004 scope, adjust time base (Horizontal Scale) so that Sampling Rate is 25GS/s which is equivalent to 40ps sampling interval.



Select the Menu "Horz/Acq->Horizontal/Acquisition Setup" from main menu.

Set the "Record Length" to 20 Million points.




Figure 15. Scope settings for waveform capture

12. Click the Multiview Zoom button on scope front panel, use Multipurpose b knob (Refer Figure 16 and Figure 17) to increase the Zoom factor to a value where you can see the zoomed waveform clearly. Refer to Figure 21.





Figure 16. Adjust the zoom factor

- 13. Set the CLB CLK switch to "REF CLK MEAS".
- 14. Wait till scope updates the display.
- 15. Stop the acquisition using the "Run/Stop" button on the front panel.
- 16. From Menu select, File->Save As-> Waveform.






Figure 17. Saving Data waveform

- 17. Select source as "Math1".
- 18. Select file storage path in "Save in" option.
- 19. Write name of the file to be saved in "Name".
- 20. Save the waveform file as .wfm.
- 21. Save "Math2" as the CLK measurement.
- 22. Move the SMP cable pair ends to next lanes to be tested.



6. Scope Configuration Gen 2

- 1. After all the waveforms have been captured at Gen-1 speed, press the compliance mode toggle button on CLB to change the compliance mode to Gen-2 /-3.5db.
- 2. Click on Run/Stop button to stop the acquisition.
- Use the cursors button (Shown in Figure 16 and Figure 17) to place cursors on a pair of adjacent crossover locations that are closest together to make sure that the unit-interval (UI) is around 200ps (for 5 GT/s).
 Note: If the UI is not around 200ps then press the toggle button on CLB till the UI is around 200ps. Refer Figure 23.
- 4. Select Ch1 and Ch2.
- 5. Click on Run/Stop button to start the acquisition.
- 6. Adjust the scale for all channels (Using the Vert->Vertical Setup menu option) so that the waveforms come as close as possible to the top and bottom edges of the display without leaving the display. Make sure that the scale for Ch1 and Ch2, then Ch3 and 4 are adjusted to the same value and position.
- 7. Deselect all channels and make sure that only Math1 is visible on scope screen.
- 8. Select the Menu "Horz/Acq->Horizontal/Acquisition Setup" from main menu and set the "Record Length" to 10 Million points.






Figure 18. CMM at 5GT/s (-3.5dB TX De-emphasis)

- 9. Set the CLB CLK switch to "REF CLK MEAS".
- 10. Wait till scope updates the display.
- 11. Stop the acquisition using the "Run/Stop" button on the front panel.
- 12. From Menu select, File->Save As-> Waveform.






Figure 19. Saving Data waveform

- 13. Select source as "Math1".
- 14. Select file storage path in "Save in" option.
- 15. Write name of the file to be saved in "Name".
- 16. Save the waveform file as .wfm.
- 17. Save "Math2" as the CLK measurement.
- 18. Move the SMP cable pair ends to next lanes to be tested.



7. Scope Configuration Gen 3

- 1. After all the waveforms have been captured at Gen-1 and Gen-2 speeds, press the compliance mode toggle button on CLB to change the compliance mode to: Gen-3.
- 2. Click on the channel buttons Ch1 and Ch2.
- 3. Under the Trigger section on the front panel of the scope select the Edge Button and select the Trigger source as Ch1.
- 4. For best accuracy, the amplitudes all channels should be adjusted so that all waveforms are around full scale. This takes advantage of full range of A/D converters in the oscilloscope. If the amplitude is greater than 10 divisions, clipping will occur and measurement results will not be valid.
 - NOTE: When changing presets at 8GT/s the waveform amplitude will change. Make sure to check for clipping between the DUT toggle states. It is also recommended to check for clipping around the 64 1s and 64 0s that are in the compliance pattern at 8GT/s.
 - In order to see the 64 1s and 0s pattern set up a width trigger on the scope as shown below.




Figure 20. Single Ended Data scale adjusted to full scale without any clipping Gen 3

Note: The Vert->Vertical Setup menu option allows finer adjustments than the vertical scale knobs and must be used for optimal adjustments.

- 5. Click on, Math-> Math Setup
- 6. Set function Math1 = Ch1-Ch2
- 7. Set function Math2 = Ch3-Ch4
- 8. Make sure that the position is zero for Math1.






Figure 21. MSO/DSA72004 Scope Front Panel

- 9. Make sure that only Math1 waveform is visible on scope screen and that all the channels are turned off.
- 10. Start the acquisition using the "Run/Stop" button on the front panel.
- 11. Select the Menu "Horz/Acq->Horizontal/Acquisition Setup" from main menu
- 12. For Gen-3 10GT/s captures, set the "Record Length" to 10 Million points.
- 13. Click the Multiview Zoom button on scope front panel, use Multipurpose b knob to increase the Zoom factor to a value where you can see the zoomed waveform clearly.
- 14. Place cursors on a pair of adjacent crossover locations that are closest together to make sure that the unit-interval (UI) is around 125ps (for 8 GT/s).
 Note: If the UI is not around 125ps then click Run/Stop button to start the acquisition and press the toggle button on CLB till the UI is around 125ps.






Figure 22. Gen3 Screen Capture

- 15. Set the CLB CLK switch to "REF CLK MEAS".
- 16. Stop the acquisition using the "Run/Stop" button on the front panel.
- 17. From Menu select, File->Save As-> Waveform.

ave As				
Save What:	Source			
-	Math1	•		
	Save in: Oscilk	cecope Memory		>
Screen Capture	🛄 Ref 1	🛄 Ref4		
	📺 Ref 2			
-	🛄 Ref3			
Waveform	Save in:	Gen-2 Captures	-	🗈 🗙 📩 🔤 -
Options	ave in 10	ueinz capiales		
opions				
Setup				
o o op				
~			0000	
\bigcirc	<u>N</u> ame:	070409_101445	-	<u>S</u> ave
Measurement	Save as type:	Tektronix Waveform Da	ta (*.wfm	Cancel
	E Auto-increm	nent file name		
More 🕨	Prompt for I	file name before saving		
				Heip

Figure 23. Saving Data waveform



- 18. Select source as "Math1".
- 19. Select file storage path in "Save in" option.
- 20. Write name of the file to be saved in "Name".
- 21. Save the waveform file as .wfm.
- 22. Save "Math2" as the CLK measurement.
- 23. Move the SMP cable pair ends to next lanes to be tested.
- 24. Click on Run/Stop button to start the acquisition.
- 25. Push the toggle switch to test other Gen3 presets or move the SMP cable pair ends to next lanes to be tested.

NOTE:

The June 4, 2012 guidance is to test Jiiter for Presets 0, 7, and 8.

x1 Cards – Lane 0

x4 Cards – Lanes 0/4

x8 Cards - Lanes 0/4/7

x16 Cards – Lanes 0/4/7/11/15

The June 4, 2012 guidance is to test all **Presets** only for Lane 0.



8. Using SigTest for Gen 1

- 1. Open the SIGTEST application (Version 3.1.70)
- 2. Select "Dual Port Differential" as data type
- 3. Use the browse button to open the saved 2.5GT/s "*.wfm" differential Data and Clock files.
- 4. Click on "Load and Verify Data Files" Note: When .wfm files are selected the tool automatically updates the sample interval. For all other text based formats like .csv, .txt please enter the sample interval before clicking "Verify Valid Data File"

Signal Test 3.1.70	
Data Type Dual Port Differential Embed Test Mode	CEM 🔽
Data File Admin\Desktop\MOI Data\TID3HOST_2_5G_Lane0_Preset7.wfm	Browse
Data File Neg	Browse
Clock File in\Desktop\MOI Data\TID3HOST_clk_2_5G_Lane0_Preset7.wfm	Browse
Clock File Neg	Browse
Load and Verify Data Files Preset Test	
Technology pcie_cem_sys_1_1 Template File	Node
TX_SYS_CON Sample Interval 20.000 ps]
Intervals In File	
Worst Non Worst Jitter Voltage Results PDF QSpace Transition Eyes Transition Eyes Histogram Data Results PDF Data	Filter Plot

Figure 24. SIGTEST main window

- 5. Under the "Technology" drop-down select "pcie_cem_sys_1_1" and under the "Template File" drop-down select "TX_SYS_CON".
- 6. Click on "Test".
- 7. Window showing test results will pop-up.
- 8. Repeat above steps for all the 2.5GT/s data files captured.



🐱 Full Test Results		X			
Sigtest Full Test Result Pass!					
Worst Total Eye Violations	Number Passing Eyes [4995]	Number Failing Eves			
Data Rate (GB/s) 2.50006	Min Time Between Crossovers (ps) 393.87097				
Mean Unit Interval (ps) [399.9903870	393.99	Min Unit Interval (ps) 399.99			
JITTER STATS	<u>RMS Jitter (Per Edge) (ps)</u>	3.23382			
▲ TJ @ E-12 ↓ 00000 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	Di.dd 0.00000	RJ (RMS) 0.00000			
Mean Median Peak Jitter (ps) 10.86535	Max Median Peak Jitter (ps) 16.32643	Min Median Peak Jitter (ps) 7.81272			
O Mean Peak to Peak Jitter (ps) [17.96931	Max Peak to Peak Jitter (ps) 25.78264	Min Peak to Peak Jitter (ps) 13.50620			
TRANSITION EYE STAT	And the second s	ITION EYE STATS			
Min Voltage Max 1 Image Image Image Image	Voltage Min Voltage 00 -0.47600	Max Voltage 0.47000			
Min Top Margin Min E 0 0.12508 0 -0.13*	Bottom Margin Min Top Margin 06 0.10000	Min Bottom Margin			
Vorst Number Violation	View HTML Report	<u> Vorst Number Violation</u>			

Figure 25. Results window



9. Using SigTest for Gen 2

- 1. Open the SIGTEST application (Version 3.1.70)
- 2. Select "Dual Port Differential" as data type
- 3. Use the browse button to open the saved 5GT/s "*.wfm" differential Data and Clock files.
- 4. Click on "Load and Verify Data Files"

Note: When .wfm files are selected the tool automatically updates the sample interval. For all other text based formats like .csv, .txt please enter the sample interval before clicking "Verify Valid Data File"

Signal Test 3.1.70	
Data Type	Embed Test Mode CEM 🔽
Data File JAdmin\Desktop\MOI Data\TID	3HOST_5G_Lane0_Preset7.wfm Browse
Data File Neg	Browse
Clock File Jmin\Desktop\MOI Data\TID3HO	ST_clk_5G_Lane0_Preset7.wfm Browse
Clock File Neg	Browse
Load and Verify Data Files	Preset Test
Technology pcie_2_0_sys Template File	App Settings and Debug Mode
DUAL_PORT_SYS_CON_250 ▼ Sample Interval 20.000 ps Number of Unit Intervals In File 100000	<u>I</u> est Exit
Worst Non Worst Jitter Voltage Transition Eyes Transition Eyes Histogram Data	Results PDF QSpace Filter Data Plot

Figure 26. SIGTEST main window

- 5. Under the "Technology" drop-down select "pcie_2_0_sys"
- 6. Under the "Template File" drop-down select:
 - "DUAL_PORT_SYS_CON_250"
- 7. Click on "Test"
- 8. Window showing test results will pop-up.
- 9. Repeat above steps for all the data files captured.






Figure 27. SIGTEST Jitter Results



10. Using SigTest for Gen 3

- 1. Open the SIGTEST application (Version 3.1.70 or later) installed on Computer or Scope.
- 2. Select "Dual Port Differential" as Data Type.
- 3. Select the "Embed" checkbox since SigTest will Embed the Compliance Channel
- 4. Use the browse button to open both the Data and Clock files.
- 5. Click on "Load and Verify Data File"

Note: When .wfm files are selected the tool automatically updates the sample interval. For all other text based formats like .csv, .txt please enter the sample interval before clicking "Verify Valid Data File"

Signal Test 3.1.70	
Data Type Dual Port Differential Finded Test Mode	e CEM 🔻
Data File J_Admin\Desktop\MOI Data\TID3HOST_8G_Lane0_Preset7	wfm Browse
Data File Neg	Browse
Clock File :\Users\Tek_Local_Admin\Desktop\MOIData\TID3HOST_	CLK Browse
Clock File Neg	Browse
Load and Verify Data Files	est
Technology	
PCIE_3_0_SYS App Settings and De	bug Mode
Template File	
PCIE_3_8GB_TEST_DUAL_PORT_MULTI_C	
PCIE_3_8GB_DUAL_PORT_MULTI_CTLE_DFE	_
PCIE_3_8GB_DUAL_PORT_MULTI_CTLE_DFE_EMBED01	
PCIE_3_8GB_DUAL_PORT_MULTI_CTLE_NoDFE	
PCIE_3_8GB_DUAL_PORT_MULTI_CTLE_NODFE_EMBED01	
✓ PCIE_3_8GB_TEST_DUAL_PORT_MULTI_CTLE_DFE_EMBED01	ace Filter

Figure 28. SIGTEST main window

- 6. Under the "Technology" drop-down select "PCIE_3_0_SYS"
- 7. Under the "Template File" drop-down select:
 - "PCIE_3_8GB_TEST_DUAL_PORT_MULTI_CTLE_DFE_EMBED01" since SigTest is embedding the Compliance Channel
- 8. Click on "Test"
- 9. Window showing test results will pop-up.
- 10. Repeat above steps for all the required pre-sets and lanes.



Full Test Results - TID_8G_Lane0_Preset7.wfm	x
Sigtest Full Test Result Pass!	Input CTLE DFE Tap 1 0.9 mV Equalization 5 Tap 2 miV
Worst Total Eye Violations Number Pa 0 0 0 Data Rate (GB/s) Min Time Pa	ssing Eyes <u>Number Failing Eyes</u>
7.99944	iterval (os) Min Unit Interval (os)
JITTER STATS Min Eye Width (ps) 73.77489	RMS Jitter (Per Edge) (ps) 0.0000
TJ @ E-12 Di dd [45.22511 [38.22456	0.49791
	Peak Jitter (ps) O Min Median Peak Jitter (ps)
Mean Peak to Peak Jitter (05) Max Peak to [1.00000 [45.80849	Deak Jitter (ps) Min Peak to Peak Jitter (ps) 0.00000 0.00000
COMPOSIT	EYE STATS
Eve Height (mV) 102.16013	Location within Eye (UI) 0.48800
TRANSITION EYE STATS	NON TRANSITION EYE STATS
Min Eye Height (mV) 105.29841	Min Eye Height (mV) 107.39317
Min Voltage Max Voltage 0 -0.12880 0.12916	Min Voltage Max Voltage 0 -0.12927 0.12899
Min Top Margin Min Bottom Margin 0 0.02410 -0.03120	Min Top Margin Min Bottom Margin 0.02607 0.03132
Worst Number Violation 0 0	Morst Number Violation

Figure 29. SIGTEST Jitter Results



11. Gen3 Preset Test

- 1. Run SigTest v3.1.70 or later.
- 2. Select "Data Type: Differential" and "Preset Test".

Signal Test 3.1.70	• X
Data Type Differential Embed Test Mode	CEM 🔽
Data File	Browse
Data Fie Neg	Browse
Clock File	Browse
Clock File Neg	Browse
Load and Verify Data File Preset Test]
Technology fbd_3_2gb_dimm_(beta) Template File Technology	Mode
TX_CON_LSWING_3.5db Sample Interval 25.000 ps	
Number of Unit Intervals in File	
Worst Non Worst Jitter Voltage Results PDF QSpace Transition Eyes Transition Eyes Histogram Data PDF Data	Filter Plot

Figure 30. SIGTEST Preset Menu

- 3. Select "P4" then "Browse" for the corresponding P4 .wfm file, then "Test"
- 4. Repeat for the remaining presets.

Note: All the presets have to be analyzed before the results are valid since there is a dependency on other preset values.



Data File Data File Neg					Browse	Test Displa	Zero Based		
Data	Vb (mV)	Preshoot (dB)	De-Emphasis (dB)	CP Preset	CP Lane	File			
P4	0.00	0.00	0.00	0	0				
P1	0.00	0.00	0.00	0	0				
PO	0.00	0.00	0.00	0	0				
P9	0.00	0.00	0.00	0	0				
P8	0.00	0.00	0.00	0	0				
P7	0.00	0.00	0.00	0	0	2			
P5	0.00	0.00	0.00	0	0				
P6	0.00	0.00	0.00	0	0				
P3	0.00	0.00	0.00	0	0				
P2	0.00	0.00	0.00	0	0				
P10	0.00	0.00	0.00	0	0				

Figure 31. SIGTEST Preset analysis menu

- 5. Ensure that the Preset selection on the left matches the .WFM data on the right.
- 6. The Preset test results are shown below.

Data		Differential ers\Tek_Local_	Admin \Desktop \MOIDa	Selea ta\TID_8G_La		Test Display Packet Data Reset
	Vb (mV)	Preshoot (dB)	De-Emphasis (dB)	CP Preset	CP Lane	File
P4	1003.60	0.00	0.00	4	0	c:\Users\Tek_Local_Admin\Desktop\MOI Data\TID_8G_Lane0_Preset4.wfr
P1	655.47	0.00	-3.70	1	0	c:\Users\Tek_Local_Admin\Desktop\MOI Data\TID_8G_Lane0_Preset1.wfr
PO	491.62	0.00	-6.20	0	0	c:\Users\Tek_Local_Admin\Desktop\MOI Data\TID_8G_Lane0_Preset0.wfr
P9	657.21	3.68	0.00	9	0	c:\Users\Tek_Local_Admin\Desktop\MOI Data\TID_8G_Lane0_Preset9.wfr
P8	530.66	3.26	-3.28	8	0	c:\Users\Tek_Local_Admin\Desktop\MOI Data\TID_8G_Lane0_Preset8.wfr
P7	411.37	3.40	-5.98	7	0	c:\Users\Tek_Local_Admin\Desktop\MOI Data\TID_8G_Lane0_Preset7.wfr
P5	819.15	1.76	0.00	5	0	c:\Users\Tek_Local_Admin\Desktop\MOI Data\TID_8G_Lane0_Preset5.wfr
P6	774.30	2.25	0.00	6	0	c:\Users\Tek_Local_Admin\Desktop\MOI Data\TID_8G_Lane0_Preset6.wfr
P3	772.33	0.00	-2.28	3	0	c:\Users\Tek_Local_Admin\Desktop\MOI Data\TID_8G_Lane0_Preset3.wfr
P2	608.70	0.00	-4.34	2	0	c:\Users\Tek_Local_Admin\Desktop\MOI Data\TID_8G_Lane0_Preset2.wfr
P10	410.41	0.00	-7.77	10	0	c:\Users\Tek_Local_Admin\Desktop\MOI Data\TID_8G_Lane0_Preset10.wfm
Statu	s Compu	tation complete, 12	waveforms processed.			

Figure 32. SIGTEST Preset results



12. Appendix A: Scope/Probe/Cable Calibration

Before beginning any test or data acquisition, the oscilloscope must be warmed, calibrated, and cables de-skewed. This section includes the procedure for calibrating the scope and de-skewing the cables.

Calibration can be performed in the following order:

- 1. <u>Signal Path Compensation</u> compensates the signal pathways for gain and offset errors.
- 2. <u>Cable de-skew</u> compensates for timing differences between two cables.

Once these calibrations are performed, they are not permanent. It's recommended the signal path compensation be performed once a week and whenever the ambient temperature of the oscilloscope has changed by more than 5° C, whereas the cable deskews can be performed before starting any measurements using the scope and cables.



12.1 Signal Path Compensation:

This type of calibration can be done through the scope's utilities menu. Select Utilities->Instrument calibration.




Figure 33. Select Calibration Menu

To perform this operation, all input cables to the scope channels must be disconnected. Ensure the Tektronix TCA-SMA input adapters are installed in channels 1 and 3 and nothing is connected to the scope inputs.

This prevents transient voltages from leaking into the input amplifiers and ADC's that could adversely affect the quality of the calibration routine. Click on the "Calibrate" button. It takes about 10 minutes to get the calibration result. Final status should be "Pass"

Instructions	Status Pass		
Signal Path Compensation (SPC) corrects for DC inaccuracies caused by temperature variations or by long-term drift. Allow the oscilloscope to warm up 20 minutes before running SPC. Run SPC whenever the ambient temperature of the oscilloscope has changed by more than 5°C or once a week if the three most sensitive ranges are used.		Calibrate	
SPC will be adversely affected by input signals with AC components. Disconnect any probes or input signals before running SPC. SPC may take over ten minutes to run.			

Figure 34. Signal Path Compensation



12.2 Cable De-skew:

Use the following procedure to compensate for timing differences between SMA-SMP cables: This procedure is performed on a pair of cables at a time.

- 1. Connect SMA TekConnects to channels 1 and 3 of the scope.
- 2. Click "Default Setup"
- 3. Connect the SMA end of the SMA-SMP cable pair to the channels Ch1 and Ch3 of the scope through SMA TekConnects. Use torque-wrench to tighten the connection. (7-10 in lbs)
- 4. Select the two channels using Ch1 and Ch3 buttons on scope front panel.
- 5. Make sure that channels Ch2 and Ch4 are de-selected.
- 6. Connect the power splitter to the "Fast Edge" output of the scope. Refer to Figure 31.




Figure 35. Cable de-skew connections

- 7. Connect two SMA (male)-SMA (Male) adapters to two outputs of the power splitter. Refer to Figure 31.
- 8. Connect SMA (Female)-SMP (Male) adapter to the two SMA adapters. Refer to Figure 31.
- 9. Tighten all the connection joints using torque-wrench. (7-10 in lbs)
- 10. Connect SMP ends of the cables from Ch1 and Ch3 to these adapters.
- 11. Click on scope "Autoset" button on front panel
- 12. Click "Ok" on the confirmation window.
- 13. Adjust the Vertical Scale (Increase it without any clipping) and Position controls for each channel so that the signals overlap and are centered on the display.
- 14. Click Horiz/Acq->Horizontal/Acquisition Setup.
- 15. Click on "Acquisition" tab. Refer to Figure 32.
- 16. Select "Average" acquisition mode.



17. Keep the "# of Wfms" as default which is 16.

	Acquisition Acquisition Note	1				8
Herizental	Sample Pk Detact Hi Res Erreelope Average WitmDB * ef Witms 16	Fast Acq	Roll Mode Aute Of	Sampring Modes Real Time RT Interpolated II Equivalent ET	Factirame Ext Ref	

Figure 36. Setting Average

- 18. Adjust the Horizontal Position so that a rising edge is triggered at the center of the display.
- 19. Adjust the horizontal Scale (Lower time/pt) so that the differences in the channel delays are clearly visible. Refer to Figure 33.

file .	E	Ħ	Yer	ical	Hor	ie M	P4	Trig	Dist	yah	Que	ama	Ma	asura	Mask	Math	MyScope	Analyze	Utilities	Help				Tek 📃
F															-			العلوي						
F																		1						Deskew
F																	1	Ano	-	-	in			0.0s
F																	#						* *	
Ē																	t de							
þ		+	++					+			+	H			++		+ 1	++-	÷	•		++++++	++-	
F	ç			-						-	-	-			-		ا الم	-					a v a	
F																	· +	/			lab.	le skew		
Ē																	¥							
																	- 4							
	_		_									_i			<u> </u>							i i i i i i i		

Figure 37. Visible Cable De-skew

- 20. Adjust the horizontal Position again so that the first rising edge is exactly at the center of the display. The short length (Electrical length) cable is connected to this channel.
- 21. Select Vertical -> Deskew from the scope menu to open the Deskew control window.
- 22. Select one of the slower channels.
- 23. Adjust the de-skew time for the slower channel so that its signal aligns with that of the fastest channel. The de-skew adjustment range is ± 75 ns.



File	Edit	Vertical	HoriziAcc	Trig	Display	Cursors	Measure	Mask	Math	MyScope	Analyza	Utilities He	40 💽				Tek		X
		' '		'				1											
																	Desi	.ew	
											and -		- min				10.0	ps	Ē
										Z									
			_	-				-											
Υ		_		_				_											
										. 1				-skew	ed				
										- 4			Ca	bles		1			
										+						1.0			
E				_		<u> </u>		1		‡				<u> </u>	ىلىچ				
		60.0mV/d			16.0G	Dg						G1 .	63.0mV		1.0ms Run	50.0GSIs Averag		10.0ps/pt	
															3 968 ac March 21		F	L:1.0k 18:15	
_															March 2	5, 2007		10:15	.00
		Prob	e Setup																8
	Chan 1		alibration			Deske				tenuation		Туре							
			Probe Status Pass	•		Deskew 10.1	Time Jps		Exte	rnal Atten 1.0		1X							
							•					Properties							
		o	lear ProbeC	al		Set	To			al Atten(dB 0.0dB	0				Rai	nge			
	Aux		\bigcirc				-			570 CIL					18				
		0	sibrate Prol	be					Se	t to Unity									
			\bigcirc						(±1									
			_					_				_	_	~					

Figure 38. Cable Skew Adjusted

- 24. Remove the SMP ends of cables attached to Ch1 and Ch3 from cable de-skew attachment. Keep the SMA end of cables attached to Ch1 and Ch3.
- 25. Click Horiz/Acq->Horizontal/Acquisition Setup.
- 26. Click on "Acquisition" tab. Refer to Figure 32.
- 27. Select "Sample" acquisition mode.



13. Appendix B: Abbreviations

PCIE	Peripheral Component Interconnect Express
Gen-2	Generation-2 PCI Express
CLB	Compliance Load Board
SMP	Sub-miniature Type P connector
SMA	Sub-miniature Type A connector
UI	Unit Interval

14. Appendix C: List of Figures

Figure 1.	Matched pair SMA cable and SMP to SMA Adapters.	. 5
Figure 2.	50 Ohm Termination Load	. 6
Figure 3.	Miscellaneous components required for cable de-skew etc	. 6
Figure 4.	TCA-SMA Adapter and TCA-292MM Adapter	. 6
Figure 5.	Gen-3 PCIE CLB x4x8	. 7
Figure 6.	Gen-3 PCIE CLB x1x16	. 8
Figure 7.	Gen-3 PCIE CLB x1x16 with Toggle connections	. 9
Figure 8.	Switch to select Compliance Toggle or Measurement	10
Figure 9.	Connection Example	13
Figure 10.	Host Setup	14
Figure 11.	Single Ended Data full scale without clipping	16
Figure 12.	Math Function set-up to get differential signal (MSO/DSA72004 Scope)	
Figure 13.	MSO/DSA72004 Scope Front Panel	
Figure 14.	CMM at 2.5GT/s	18
Figure 15.	Scope settings for waveform capture	
Figure 16.	Adjust the zoom factor	20
Figure 17.	Saving Data waveform	21
Figure 18.	CMM at 5GT/s (-3.5dB TX De-emphasis)	23
Figure 19.	Saving Data waveform	
Figure 20.	Single Ended Data scale adjusted to full scale without any clipping Gen 3	25
Figure 21.	MSO/DSA72004 Scope Front Panel	
Figure 22.	Gen3 Screen Capture	27
Figure 23.	Saving Data waveform	
Figure 24.	SIGTEST main window	
Figure 25.	Results window	30
Figure 26.	SIGTEST main window	31
Figure 27.	SIGTEST Jitter Results	32
Figure 28.	SIGTEST main window	33
Figure 29.	SIGTEST Jitter Results	34
Figure 30.	SIGTEST Preset Menu	35
Figure 31.	SIGTEST Preset analysis menu	36
Figure 32.	SIGTEST Preset results	36
Figure 33.	Select Calibration Menu	38
Figure 34.	Signal Path Compensation	38
Figure 35.	Cable de-skew connections	39



Figure 36.	Setting Average	40
U	Visible Cable De-skew	
Figure 38.	Cable Skew Adjusted	41