# Generation of Custom DSP Transform IP Cores: Case Study Walsh-Hadamard Transform

Fang Fang James C. Hoe Markus Püschel Smarahara Misra

**Carnegie Mellon University** 

# Conventional Approach: Static IP Cores

- > IP cores improve productivity and reduce time-to-market.
- > e.g. Xilinx LogiCore library:

FFT for N=16, 64, 256 and 1024 on 16-bit complex numbers





### Alternative Approach: IP Core Generation

Generate IP cores to match specific application requirements (speed, area, power, numerical accuracy, and I/O bandwidth...)





### **Design space**

- DSP transform design can be studied at several levels.
- More math knowledge involved
  - Bigger design space to explore.











#### Solution: - Formula representation of DSP transforms - Automated formula manipulation and mapping

Formula example  $DFT_8 = (F_2 \otimes I_4) \cdot D \cdot (I_2 \otimes (I_2 \otimes F_2 \cdots)) \cdot P$ 





### Outline

#### Introduction

- Technical Details (illustrated by WHT transform)
  - What are the degrees of design freedom?
  - How do we explore this design space?
- Experimental Results
- Summary and Future work





### Walsh-Hadamard Transform

#### > Why WHT?

- Typical access pattern for a DSP transform
- Close to 2-power FFT
- Study important construct Ä

#### Definition

$$WHT_{2^{n}} = \begin{bmatrix} WHT_{2^{n-1}} & WHT_{2^{n-1}} \\ WHT_{2^{n-1}} & -WHT_{2^{n-1}} \end{bmatrix} \qquad WHT_{2} = \begin{bmatrix} 1 & 1 \\ 1 & -1 \end{bmatrix}$$

$$WHT_{2^n} = \underbrace{F_2 \otimes F_2 \otimes \ldots \otimes F_2}_{\text{n fold}} \qquad F_2 = \begin{bmatrix} 1 & 1 \\ 1 & -1 \end{bmatrix}$$

Tensor product  $A \otimes B = [a_{k,l} \bullet B]$ , where  $A = [a_{k,l}]$ 



### **From Formula to Architecture**











Electrical & Computer



Slide 12

# **Challenge in Vertical Folding**



- Straightforward approach: Memory-based reordering
  - Extra control logic to reorder address
  - Computation speed is limited by memory speed
- > Ad-hoc approach: Register routing
  - Hard to automate the process
- Our approach: formula-based matrix factorization





[1]. J.H.Takala etc., "Multi-Port Interconnection Networks for Radix-R Algorithms", ICASSP01

# **Freedom in Horizontal Folding**

#### > WHT<sub>2</sub><sup>n</sup> has n horizontal stages in the flattened design

- The divisors of n are all the possible folding degrees
- *Example*: HF degrees of  $WHT_2^6$  can be 1, 2, 3, 6

#### > Effects of more horizontal folding degree

Latency (cycle)	Same	Less pipeline
Throughput (op / cycle)	Lower 🖌	depth lower throughput
Area	less adders, more muxs & wires	
Speed	Not clear	



# **Freedom in Vertical Folding**

#### > WHT<sub>2</sub><sup>n</sup> has 2<sup>n</sup> vertical ports in the flattened design

- □ 1, 2, 4... 2<sup>n-1</sup> are all possible folding degrees
- *Example*: VF degrees of  $WHT_2^6$  could be 1, 2, 4, ... 32

#### Effects of more vertical folding degree

Latency (cycle)	Longer	Less I/O bandwidth <b>I</b> > longer
Throughput (op / cycle)	Lower	
Area	less adders, more regs & muxs	computation
Speed	Not clear	



### Outline

- Introduction
- Technical Details
- Experimental Results
- Summary and Future work



# **Design Space Exploration**







### Area vs. Folding Degrees

# of LUTS To achieve the same area, multiple folding options are available. HF VF degree degree



# Latency vs. Folding Degrees (WHT<sub>64</sub>)

D n HF degree VF degree

Latency (ns)



Slide 20

# Latency vs. Folding Degrees (WHT<sub>64</sub>)





# Latency vs. Folding Degrees (WHT<sub>64</sub>)

Latency is almost unaffected by HF, except comparing flattened design with folded design





# **Throughput vs. Folding Degrees**

Folding always lowers throughput





# Comparison with an Existing Design

#### WHT<sub>8</sub>

- a 8 bit fixed-point
- □ FPGA: Xilinx Virtex xcv1000e-fg680 Speed grade: -8
- Compare our fastest generated designs against results reported by Amira, et al. [2]



[2] A.Amira et al., "Novel FPGA Implementations of Walsh-Hardamard Transforms for Signal Processing", Visior Image and Signal Processing, IEE Proceedings-, Volume: 148 Issue: 6, Dec. 2001 Slide 24

![](_page_23_Picture_8.jpeg)

# Comparison with an Existing Design

#### WHT<sub>8</sub>

- a 8 bit fixed-point
- □ FPGA: Xilinx Virtex xcv1000e-fg680 Speed grade: -8
- Compare our smallest generated designs against results reported by Amira, et al. [2]

![](_page_24_Figure_6.jpeg)

[2] A.Amira et al., "Novel FPGA Implementations of Walsh-Hardamard Transforms for Signal Processing", Visior Image and Signal Processing, IEE Proceedings-, Volume: 148 Issue: 6, Dec. 2001 Slide 25

![](_page_24_Picture_8.jpeg)

### **Summary**

- Large performance variations over the design space of horizontal and vertical folding
- Automatic design space exploration through formula manipulation and mapping can find the best trade-off

![](_page_25_Figure_4.jpeg)

![](_page_25_Picture_5.jpeg)

![](_page_26_Figure_1.jpeg)

![](_page_26_Picture_2.jpeg)

# Thank you !

![](_page_27_Picture_2.jpeg)

![](_page_27_Picture_3.jpeg)