

Grokking FPGA clock management


Philémon Gardet <phil@lse.epita.fr> <jf@lse.epita.fr>

Jean-François Nguyen




Architecture





Architecture Overview


- IO buffers
- PLLs / DLLs
- CLBs
- Interconnect
- Block RAM






CLB - Configurable Logic Blocks

- Logic Cell: LUT, carry logic, storage
- Chained carry
- Fast adjacent interconnect
- clk signal









Clock Networking

• Fan-out Clock signal *intensity*




Clock skew
Different phases from the same source





Clock Networking - Clock Tree

- Global networks Low-skew / High fanout
- Regional networks Mid-skew / Mid fanout
- Edge networks Low-skew / high speed / IO





Clock Tree Strategy





Figure 1: Commercial FPGA clock networks.




Timing considerations






Clock Skew








Short Path











clk

Short Path - Fixes

- Add delay in data path
- Clock Reversing
- Alternate Phase Clocking
 - DLL
 - Differents edge triggers
 - Clock buffering



Alternate Phase clocking





Place and Route

• Routability

• Avoid coupling capacitance or detours


• Timing constraints

- Bound delay on each path
- Power consumption
- Yield




Timing Analysis

- *Minimum clock period* is dictated by the largest delay
- *Slack* is the tolerated delay before increasing the minimum clock period
- *Critical path* has a slack of 0






Asynchronous & others dumb things





Metastability

- Real world \rightarrow transitive time
- Intermediate *logic* state
- Unknown behaviour if output feeds data to another stage






Combinatory Logic as Trigger - Short paths

b

- Without any synchronization no hypothesis about order
- Metastability possibility






Latches - Race condition

• Asynchronous control

• Transitive state


 Loop → No idea about current state






Combinatory Logic - Delay blocks

- Force delay on each input
- Control transitive state






Handshaking pipeline



Delay to send req signal = worst data setting time



Asynchronous data encoding protocols - dual rail




Double the data bus \rightarrow Assure validity



Manual Place & Route

- No depend to place & route algorithms changes
- Control clock skew and delays
- Automatization optimized for asynchronous logic ?





Thank you!





Bibliography



- FPGA Architecture, timing, software / Mose Wahlstrom Lattice R&D Team, 2013
- The real hardware / V. Angeloc VHDL-FPGA@PI, 2013
- 7 Series FPGAs Clocking Resources User Guide / Lattice, 2017
- iCE40 LP/HX Family Data Sheet / Lattice, 2017
- Routing Algorithms and Architectures for Field-Programmable Gate arrays / Stephen Dean Brown, 1992
- Design Guidelines for Optimal Results in High-Density FPGAs / Altera, 2003
- Rapid System Prototyping with FPGAs / R.C. Coffer, Ben Harding Elsevier, 2005
- Application of Specific Delay Window Routing for Timing Optimization in FPGA Designs / Evan Wegley, Qinhai Zhag Lattice, 2015
- Clock Skew and Short Paths Timing / Microsemi, 2011
- The Art of hardware architecture / Mohit Arora Springer, 2012

