



Reg#(int) x <- mkRegU; Reg#(int) y <- mkReg(0); State rule swap ((x > y) && (y != 0)); x <= y; y <= x; endrule rule subtract ((x <= y) && (y != 0)); y <= y - x; endrule typedef int Int#(32) method Action start ((x <= y) && (y != 0)); y <= y - x; endrule Internal behavior method Action start(int a, int b) if (y==0); x <= a; y <= b; endmethod method int result() if (y==0); return x; endmethod External interface endmethod endmodule Assumes x /= 0 and y /= 0	GCD in BS Source: Arvind, MIT module mkGCD (I_GCD);	
<pre>x <= y; y <= x; endrule rule subtract ((x <= y) && (y != 0)); y <= y - x; endrule method Action start(int a, int b) if (y==0); x <= a; y <= b; endmethod method int result() if (y==0); return x; endmethod endmodule</pre>		State
<pre>x <= a; y <= b; endmethod method int result() if (y==0); return x; endmethod endmodule</pre>	<pre>x <= y; y <= x; endrule rule subtract ((x <= y) && (y != y <= y - x;</pre>	Internal behavior
EE 382V: SoC Design, Fall 2009 J. A. Abraham HLS 60	<pre>x <= a; y <= b; endmethod method int result() if (y==0); return x; endmethod endmodule</pre>	External Sinterface



GCD: Another impleme Source: Arvind, MIT module mkGCD (I_GCD); Reg#(int) x <- mkRegU; Reg#(int) y <- mkReg(0);	Combine swap and subtract rule
<pre>rule swapANDsub ((x > y) && x <= y; y <= x - y; endrule rule subtract ((x<=y) && (y!= y <= y - x; endrule</pre>	
<pre>method Action start(int a, in</pre>	
EE 382V: SoC Design, Fall 2009 J. A. Abraham	HLS 62



Generated Verilog RTL: GCD
<pre>module mkGCD(CLK,RST_N,start_a,start_b,EN_start,RDY_start,</pre>
<pre>// rule RL_subtract assign WILL_FIRE_RL_subtract = x_SLE_yd3 && !y_EQ_0d10 ; // rule RL_swap assign WILL_FIRE_RL_swap = !x_SLE_yd3 && !y_EQ_0d10 ;</pre>
Source: Arvind, MIT EE 382V: SoC Design, Fall 2009 J. A. Abraham HLS 64

