

# IBM System/360 Reference Data



## MACHINE INSTRUCTIONS

NAME	MNEMONIC	OP CODE	FOR-MAT	OPERANDS
Add (c)	AR	1A	RR	R1,R2
Add (c)	A	5A	RX	R1,D2(X2,B2)
Add Decimal (c,d)	AP	FA	SS	D1(L1,B1),D2(L2,B2)
Add Halfword (c)	AH	4A	RX	R1,D2(X2,B2)
Add Logical (c)	ALR	1E	RR	R1,R2
Add Logical (c)	AL	5E	RX	R1,D2(X2,B2)
AND (c)	NR	14	RR	R1,R2
AND (c)	N	54	RX	R1,D2(X2,B2)
AND (c)	NI	94	SI	D1(B1),I2
AND (c)	NC	D4	SS	D1(L,B1),D2(B2)
Branch and Link	BALR	05	RR	R1,R2
Branch and Link	BAL	45	RX	R1,D2(X2,B2)
Branch and Store (e)	BASR	0D	RR	R1,R2
Branch and Store (e)	BAS	4D	RX	R1,D2(X2,B2)
Branch on Condition	BCR	07	RR	M1,R2
Branch on Condition	BC	47	RX	M1,D2(X2,B2)
Branch on Count	BCTR	06	RR	R1,R2
Branch on Count	BCT	46	RX	R1,D2(X2,B2)
Branch on Index High	BXH	86	RS	R1,R3,D2(B2)
Branch on Index Low or Equal	BXLE	87	RS	R1,R3,D2(B2)
Compare (c)	CR	19	RR	R1,R2
Compare (c)	C	59	RX	R1,D2(X2,B2)
Compare Decimal (c,d)	CP	F9	SS	D1(L1,B1),D2(L2,B2)
Compare Halfword (c)	CH	49	RX	R1,D2(X2,B2)
Compare Logical (c)	CLR	15	RR	R1,R2
Compare Logical (c)	CL	55	RX	R1,D2(X2,B2)
Compare Logical (c)	CLC	D5	SS	D1(L,B1),D2(B2)
Compare Logical (c)	CLI	95	SI	D1(B1),I2
Convert to Binary	CVB	4F	RX	R1,D2(X2,B2)
Convert to Decimal	CVD	4E	RX	R1,D2(X2,B2)
Diagnose (p)		83	SI	
Divide	DR	1D	RR	R1,R2
Divide	D	5D	RX	R1,D2(X2,B2)
Divide Decimal (d)	DP	FD	SS	D1(L1,B1),D2(L2,B2)
Edit (c,d)	ED	DE	SS	D1(L,B1),D2(B2)
Edit and Mark (c,d)	EDMK	DF	SS	D1(L,B1),D2(B2)
Exclusive OR (c)	XR	17	RR	R1,R2
Exclusive OR (c)	X	57	RX	R1,D2(X2,B2)
Exclusive OR (c)	XI	97	SI	D1(B1),I2
Exclusive OR (c)	XC	D7	SS	D1(L,B1),D2(B2)
Execute	EX	44	RX	R1,D2(X2,B2)
Halt I/O (c,p)	HIO	9E	SI	D1(B1)
Insert Character	IC	43	RX	R1,D2(X2,B2)
Insert Storage Key (a,p)	ISK	09	RR	R1,R2
Load	LR	18	RR	R1,R2
Load	L	58	RX	R1,D2(X2,B2)
Load Address	LA	41	RX	R1,D2(X2,B2)
Load and Test (c)	LTR	12	RR	R1,R2
Load Complement (c)	LCR	13	RR	R1,R2
Load Halfword	LH	48	RX	R1,D2(X2,B2)
Load Multiple	LM	98	RS	R1,R3,D2(B2)
Load Multiple Control (e,p)	LMC	B8	RS	R1,R3,D2(B2)
Load Negative (c)	LNR	11	RR	R1,R2
Load Positive (c)	LPR	10	RR	R1,R2
Load PSW (n,p)	LPSW	82	SI	D1(B1)
Load Real Address (c,e,p)	LRA	B1	RX	R1,D2(X2,B2)
Move	MVI	92	SI	D1(B1),I2
Move	MVC	D2	SS	D1(L,B1),D2(B2)
Move Numerics	MVN	D1	SS	D1(L,B1),D2(B2)
Move with Offset	MVO	F1	SS	D1(L1,B1),D2(L2,B2)
Move Zones	MVZ	D3	SS	D1(L,B1),D2(B2)
Multiply	MR	1C	RR	R1,R2
Multiply	M	5C	RX	R1,D2(X2,B2)
Multiply Decimal (d)	MP	FC	SS	D1(L1,B1),D2(L2,B2)
Multiply Halfword	MH	4C	RX	R1,D2(X2,B2)
OR (c)	OR	16	RR	R1,R2
OR (c)	O	56	RX	R1,D2(X2,B2)
OR (c)	OI	96	SI	D1(B1),I2



## MACHINE INSTRUCTIONS


NAME	MNEMONIC	OP CODE	FOR-MAT	OPERANDS
Add (c)	AR	1A	RR	R1,R2
Add (c)	A	5A	RX	R1,D2(X2,B2)
Add Decimal (c,d)	AP	FA	SS	D1(L1,B1),D2(L2,B2)
Add Halfword (c)	AH	4A	RX	R1,D2(X2,B2)
Add Logical (c)	ALR	1E	RR	R1,R2
Add Logical (c)	AL	5E	RX	R1,D2(X2,B2)
AND (c)	NR	14	RR	R1,R2
AND (c)	N	54	RX	R1,D2(X2,B2)
AND (c)	NI	94	SI	D1(B1),I2
AND (c)	NC	D4	SS	D1(L1,B1),D2(B2)
Branch and Link	BALR	05	RR	R1,R2
Branch and Link	BAL	45	RX	R1,D2(X2,B2)
Branch and Store (e)	BASR	0D	RR	R1,R2
Branch and Store (e)	BAS	4D	RX	R1,D2(X2,B2)
Branch on Condition	BCR	07	RR	M1,R2
Branch on Condition	BC	47	RX	M1,D2(X2,B2)
Branch on Count	BCTR	06	RR	R1,R2
Branch on Count	BCT	46	RX	R1,D2(X2,B2)
Branch on Index High	BXH	86	RS	R1,R3,D2(B2)
Branch on Index Low or Equal	BXLE	87	RS	R1,R3,D2(B2)
Compare (c)	CR	19	RR	R1,R2
Compare (c)	C	59	RX	R1,D2(X2,B2)
Compare Decimal (c,d)	CP	F9	SS	D1(L1,B1),D2(L2,B2)
Compare Halfword (c)	CH	49	RX	R1,D2(X2,B2)
Compare Logical (c)	CLR	15	RR	R1,R2
Compare Logical (c)	CL	55	RX	R1,D2(X2,B2)
Compare Logical (c)	CLC	D5	SS	D1(L1,B1),D2(B2)
Compare Logical (c)	CLI	95	SI	D1(B1),I2
Convert to Binary	CVB	4F	RX	R1,D2(X2,B2)
Convert to Decimal	CVD	4E	RX	R1,D2(X2,B2)
Diagnose (p)		83	SI	
Divide	DR	1D	RR	R1,R2
Divide	D	5D	RX	R1,D2(X2,B2)
Divide Decimal (d)	DP	FD	SS	D1(L1,B1),D2(L2,B2)
Edit (c,d)	ED	DE	SS	D1(L1,B1),D2(B2)
Edit and Mark (c,d)	EDMK	DF	SS	D1(L1,B1),D2(B2)
Exclusive OR (c)	XR	17	RR	R1,R2
Exclusive OR (c)	X	57	RX	R1,D2(X2,B2)
Exclusive OR (c)	XI	97	SI	D1(B1),I2
Exclusive OR (c)	XC	D7	SS	D1(L1,B1),D2(B2)
Execute	EX	44	RX	R1,D2(X2,B2)
Halt I/O (c,p)	HIO	9E	SI	D1(B1)
Insert Character	IC	43	RX	R1,D2(X2,B2)
Insert Storage Key (a,p)	ISK	09	RR	R1,R2
Load	LR	18	RR	R1,R2
Load	L	58	RX	R1,D2(X2,B2)
Load Address	LA	41	RX	R1,D2(X2,B2)
Load and Test (c)	LTR	12	RR	R1,R2
Load Complement (c)	LCR	13	RR	R1,R2
Load Halfword	LH	48	RX	R1,D2(X2,B2)
Load Multiple	LM	98	RS	R1,R3,D2(B2)
Load Multiple Control (e,p)	LMC	B8	RS	R1,R3,D2(B2)
Load Negative (c)	LNR	11	RR	R1,R2
Load Positive (c)	LPR	10	RR	R1,R2
Load PSW (n,p)	LPSW	82	SI	D1(B1)
Load Real Address (c,e,p)	LRA	B1	RX	R1,D2(X2,B2)
Move	MV	92	SI	D1(B1),I2
Move	MVC	D2	SS	D1(L1,B1),D2(B2)
Move Numerics	MVN	D1	SS	D1(L1,B1),D2(B2)
Move with Offset	MVO	F1	SS	D1(L1,B1),D2(L2,B2)
Move Zones	MVZ	D3	SS	D1(L1,B1),D2(B2)
Multiply	MR	1C	RR	R1,R2
Multiply	M	5C	RX	R1,D2(X2,B2)
Multiply Decimal (d)	MP	FC	SS	D1(L1,B1),D2(L2,B2)
Multiply Halfword	MH	4C	RX	R1,D2(X2,B2)
OR (c)	OR	16	RR	R1,R2
OR (c)	O	56	RX	R1,D2(X2,B2)
OR (c)	OI	96	SI	D1(B1),I2

OR (c)	OC	D6	SS	D1(L1,B1),D2(B2)
Pack	PACK	F2	SS	D1(L1,B1),D2(L2,B2)
Read Direct (b,p)	RDD	85	SI	D1(B1),I2
Set Program Mask (n)	SPM	04	RR	R1
Set Storage Key (a,p)	SSK	08	RR	R1,R2
Set System Mask (p)	SSM	80	SI	D1(B1)
Shift Left Double (c)	SLDA	8F	RS	R1,D2(B2)
Shift Left Double Logical	SLDL	8D	RS	R1,D2(B2)
Shift Left Single (c)	SLA	8B	RS	R1,D2(B2)
Shift Left Single Logical	SLL	89	RS	R1,D2(B2)
Shift Right Double (c)	SRDA	8E	RS	R1,D2(B2)
Shift Right Double Logical	SRDL	8C	RS	R1,D2(B2)
Shift Right Single (c)	SRA	8A	RS	R1,D2(B2)
Shift Right Single Logical	SRL	88	RS	R1,D2(B2)
Start I/O (c,p)	SIO	9C	SI	D1(B1)
Store	ST	50	RX	R1,D2(X2,B2)
Store Character	STC	42	RX	R1,D2(X2,B2)
Store Halfword	STH	40	RX	R1,D2(X2,B2)
Store Multiple	STM	90	RS	R1,R3,D2(B2)
Store Multiple Control (e,p)	STMC	B0	RS	R1,R3,D2(B2)
Subtract (c)	SR	1B	RR	R1,R2
Subtract (c)	S	5B	RX	R1,D2(X2,B2)
Subtract Decimal (c,d)	SP	FB	SS	D1(L1,B1),D2(L2,B2)
Subtract Halfword (c)	SH	4B	RX	R1,D2(X2,B2)
Subtract Logical (c)	SLR	1F	RR	R1,R2
Subtract Logical (c)	SL	5F	RX	R1,D2(X2,B2)
Supervisor Call	SVC	0A	RR	I
Test and Set (c)	TS	93	SI	D1(B1)
Test Channel (c,p)	TCH	9F	SI	D1(B1)
Test I/O (c,p)	TIO	9D	SI	D1(B1)
Test under Mask (c)	TM	91	SI	D1(B1),I2
Translate	TR	DC	SS	D1(L1,B1),D2(B2)
Translate and Test (c)	TRT	DD	SS	D1(L1,B1),D2(B2)
Unpack	UNPK	F3	SS	D1(L1,B1),D2(L2,B2)
Write Direct (b,p)	WRD	84	SI	D1(B1),I2
Zero and Add (c,d)	ZAP	F8	SS	D1(L1,B1),D2(L2,B2)

### NOTES FOR PANELS 1-3

- a. Protection feature
- b. Direct control feature
- c. Condition code is set
- d. Decimal feature
- e. Model 67
- n. New condition
- code is loaded
- p. Privileged instruction
- x. Extended precision floating point feature

### MACHINE FORMATS



## FLOATING-POINT FEATURE INSTRUCTIONS

Instruction	Op Code	Format	Operands
Add Normalized, Extended (c,x)	AXR	36	RR R1,R2
Add Normalized, Long (c)	ADR	2A	RR R1,R2
Add Normalized, Long (c)	AD	6A	RX R1,D2(X2,B2)
Add Normalized, Short (c)	AER	3A	RR R1,R2
Add Normalized, Short (c)	AE	7A	RX R1,D2(X2,B2)
Add Unnormalized, Long (c)	AWR	2E	RR R1,R2
Add Unnormalized, Long (c)	AW	6E	RX R1,D2(X2,B2)
Add Unnormalized, Short (c)	AUR	3E	RR R1,R2
Add Unnormalized, Short (c)	AU	7E	RX R1,D2(X2,B2)
Compare, Long (c)	CDR	29	RR R1,R2
Compare, Long (c)	CD	69	RX R1,D2(X2,B2)
Compare, Short (c)	CER	39	RR R1,R2
Compare, Short (c)	CE	79	RX R1,D2(X2,B2)
Divide, Long	DDR	2D	RR R1,R2
Divide, Long	DD	6D	RX R1,D2(X2,B2)
Divide, Short	DER	3D	RR R1,R2
Divide, Short	DE	7D	RX R1,D2(X2,B2)
Half, Long	HDR	24	RR R1,R2
Half, Short	HER	34	RR R1,R2
Load and Test, Long (c)	LTDR	22	RR R1,R2
Load and Test, Short (c)	LTER	32	RR R1,R2
Load Complement, Long (c)	LCDR	23	RR R1,R2
Load Complement, Short (c)	LCER	33	RR R1,R2
Load, Long	LDR	28	RR R1,R2
Load, Long	LD	68	RX R1,D2(X2,B2)
Load Negative, Long (c)	LNDR	21	RR R1,R2
Load Negative, Short (c)	LNER	31	RR R1,R2
Load Positive, Long (c)	LPDR	20	RR R1,R2
Load Positive, Short (c)	LPER	30	RR R1,R2
Load Rounded, Extended to Long (x)	LRDR	25	RR R1,R2
Load Rounded, Long to Short (x)	LRER	35	RR R1,R2
Load, Short	LER	38	RR R1,R2
Load, Short	LE	78	RX R1,D2(X2,B2)
Multiply, Extended (x)	MXR	26	RR R1,R2
Multiply, Long	MDR	2C	RR R1,R2
Multiply, Long	MD	6C	RX R1,D2(X2,B2)
Multiply, Long/Extended (x)	MXDR	27	RR R1,R2
Multiply, Long/Extended (x)	MXD	67	RX R1,D2(X2,B2)
Multiply, Short	MER	3C	RR R1,R2
Multiply, Short	ME	7C	RX R1,D2(X2,B2)
Store, Long	STD	60	RX R1,D2(X2,B2)
Store, Short	STE	70	RX R1,D2(X2,B2)
Subtract Normalized, Extended (c,x)	SXR	37	RR R1,R2
Subtract Normalized, Long (c)	SDR	2B	RR R1,R2
Subtract Normalized, Long (c)	SD	6B	RX R1,D2(X2,B2)
Subtract Normalized, Short (c)	SER	3B	RR R1,R2
Subtract Normalized, Short (c)	SE	7B	RX R1,D2(X2,B2)
Subtract Unnormalized, Long (c)	SWR	2F	RR R1,R2
Subtract Unnormalized, Long (c)	SW	6F	RX R1,D2(X2,B2)
Subtract Unnormalized, Short (c)	SUR	3F	RR R1,R2
Subtract Unnormalized, Short (c)	SU	7F	RX R1,D2(X2,B2)

### SUMMARY OF CONSTANTS

TYPE	IMPLIED LENGTH, BYTES	ALIGNMENT	FORMAT	TRUNCATION/PADDING
C	-	byte	characters	right
X	-	byte	hexadecimal digits	left
B	-	byte	binary digits	left
F	4	word	fixed-point binary	left
H	2	halfword	fixed-point binary	left
E	4	word	short floating-point	right
D	8	doubleword	long floating-point	right
L	16	doubleword	extended floating-point	right
P	-	byte	packed decimal	left
Z	-	byte	zoned decimal	left
A	4	word	value of address	left
Y	2	halfword	value of address	left
S	2	halfword	address in base-displacement form	-
V	4	word	externally defined address value	left
Q*	4	word	symbol naming a DXD or DSECT	left

\*OS only

**EXTENDED MNEMONIC INSTRUCTION CODES**

**GENERAL**

Extended Code	Machine Instruction	Meaning
B D2(X2,B2)	BC 15, D2(X2,B2)	Branch Unconditionally
BR R2	BCR 15, R2	Branch Unconditionally
NOP D2(X2,B2)	BC 0, D2(X2,B2)	No Operation
NOPR R2	BCR 0, R2	No Operation (RR)

**AFTER COMPARE INSTRUCTIONS (A:B)**

BH D2(X2,B2)	BC 2, D2(X2,B2)	Branch on A High
BL D2(X2,B2)	BC 4, D2(X2,B2)	Branch on A Low
BE D2(X2,B2)	BC 8, D2(X2,B2)	Branch on Equal B
BNH D2(X2,B2)	BC 13, D2(X2,B2)	Branch on A Not High
BNL D2(X2,B2)	BC 11, D2(X2,B2)	Branch on A Not Low
BNE D2(X2,B2)	BC 7, D2(X2,B2)	Branch on A Not Equal B


**AFTER ARITHMETIC INSTRUCTIONS**

BO D2(X2,B2)	BC 1, D2(X2,B2)	Branch on Overflow
BP D2(X2,B2)	BC 2, D2(X2,B2)	Branch on Plus
BM D2(X2,B2)	BC 4, D2(X2,B2)	Branch on Minus
BZ D2(X2,B2)	BC 8, D2(X2,B2)	Branch on Zero
BNP D2(X2,B2)	BC 13, D2(X2,B2)	Branch on Not Plus
BNM D2(X2,B2)	BC 11, D2(X2,B2)	Branch on Not Minus
BNZ D2(X2,B2)	BC 7, D2(X2,B2)	Branch on Not Zero

**AFTER TEST UNDER MASK INSTRUCTIONS**

BO D2(X2,B2)	BC 1, D2(X2,B2)	Branch if Ones
BM D2(X2,B2)	BC 4, D2(X2,B2)	Branch if Mixed
BZ D2(X2,B2)	BC 8, D2(X2,B2)	Branch if Zeros
BNO D2(X2,B2)	BC 14, D2(X2,B2)	Branch if Not Ones

**CNOP ALIGNMENT**



**EDIT AND EDMK PATTERN CHARACTERS (in hex)**

20-digit selector	40-blank	5C-asterisk
21-start of significance	4B-period	6B-comma
22-field separator	5B-dollar sign	C3D9-CR

**PERMANENT STORAGE ASSIGNMENTS**

ADDRESS		LENGTH	PURPOSE
DEC	HEX		
0	0	double word	Initial program loading PSW
8	8	double word	Initial program loading CCW1
16	10	double word	Initial program loading CCW2
24	18	double word	External old PSW
32	20	double word	Supervisor Call old PSW
40	28	double word	Program old PSW
48	30	double word	Machine-check old PSW
56	38	double word	Input/output old PSW
64	40	double word	Channel status word
72	48	word	Channel address word
76	4C	word	Unused
80	50	word	Timer (uses bytes 50, 51 & 52)
84	54	word	Unused
88	58	double word	External new PSW
96	60	double word	Supervisor Call new PSW
104	68	double word	Program new PSW
112	70	double word	Machine-check new PSW
120	78	double word	Input/output new PSW
128	80	(1)	Diagnostic scan-out area

(1) The size of the diagnostic scan-out area depends on the particular model and I/O channels; for models 30 through 75, maximum size is 256 bytes.

**CONDITION CODES**

Condition Code Setting	0	1	2	3
Mask Bit Position	8	4	2	1

**FLOATING-POINT ARITHMETIC**

Add Normalized S/L/E	zero	<zero	>zero	--
Add Unnormalized S/L	zero	<zero	>zero	--
Compare S/L (A:B)	equal	A low	A high	--
Load and Test S/L	zero	<zero	>zero	--
Load Complement S/L	zero	<zero	>zero	--
Load Negative S/L	zero	<zero	--	--
Load Positive S/L	zero	--	>zero	--
Subtract Normalized S/L/E	zero	<zero	>zero	--
Subtract Unnormalized S/L	zero	<zero	>zero	--

**FIXED-POINT AND DECIMAL ARITHMETIC**

Add H/F/Dec.	zero	<zero	>zero	overflow
Add Logical	zero,	not zero,	zero,	not zero,
	no carry	no carry	carry	carry
Compare H/F/Dec. (A:B)	equal	A low	A high	--
Load and Test	zero	<zero	>zero	--
Load Complement	zero	<zero	>zero	overflow
Load Negative	zero	<zero	--	--
Load Positive	zero	--	>zero	overflow
Shift Left Single/Double	zero	<zero	>zero	overflow
Shift Right Single/Double	zero	<zero	>zero	--
Subtract H/F/Dec.	zero	<zero	>zero	overflow
Subtract Logical	--	not zero,	zero,	not zero,
		no carry	carry	carry
Zero and Add	zero	<zero	>zero	overflow

**LOGICAL OPERATIONS**

AND	zero	not zero	--	--
Compare Logical (A:B)	equal	A low	A high	--
Edit	zero	<zero	>zero	--
Edit and Mark	zero	<zero	>zero	--
Exclusive OR	zero	not zero	--	--
OR	zero	not zero	--	--
Test under Mask	zero	mixed	--	one
Translate and Test	zero	incomplete	complete	--

**INPUT/OUTPUT OPERATIONS**

Halt I/O	interruption pending	CSW stored	halted	not oper
Start I/O	started	CSW stored	busy	not oper
Test I/O	available	CSW stored	busy	not oper
Test Channel	available	interruption pending	burst mode	not oper

**MISC. OPERATIONS**

Test and Set	zero	one	--	--
Load Real Address (Mod. 67)	successful	segment unavailable	page unavailable	--

**PROGRAM STATUS WORD**

System Mask*	Key	AMWP*	Interruption Code
0	7,8	11,12	15,16 23,24 31

ILC	CC	Program Mask*	Instruction Address
32	34	36	39,40 47,48 55,56 63
	33	35	

- 0 Multiplexer channel mask
- 1 Selector channel 1 mask
- 2 Selector channel 2 mask
- 3 Selector channel 3 mask
- 4 Selector channel 4 mask
- 5 Selector channel 5 mask
- 6 Selector channel 6 mask
- 7 External mask
- 12 ASCII-8 mode (A)
- 13 Machine check mask (M)
- 14 Wait state (W)
- 15 Problem state (P)
- 32-33 Instruction length code (ILC)
- 34-35 Condition code (CC)
- 36 Fixed-point overflow mask
- 37 Decimal overflow mask
- 38 Exponent underflow mask
- 39 Significance mask

\*A one-bit equals on, and permits an interrupt.

**CODES FOR PROGRAM INTERRUPTION**

Interruption Code	Program Interruption Cause		Interruption Code	Program Interruption Cause	
	Dec	Hex		Dec	Hex
1	0001	Operation	10	000A	Decimal overflow
2	0002	Privileged operation	11	000B	Decimal divide
3	0003	Execute	12	000C	Exponent overflow
4	0004	Protection	13	000D	Exponent underflow
5	0005	Addressing	14	000E	Significance
6	0006	Specification	15	000F	Floating-point divide
7	0007	Data	16*	0010	Segment translation
8	0008	Fixed-point overflow	17*	0011	Page translation
9	0009	Fixed-point divide			

\*Model 67

**HEXADECIMAL AND DECIMAL CONVERSION**

From hex: locate each hex digit in its corresponding column position and note the decimal equivalents. Add these to obtain the decimal value.

From decimal: (1) locate the largest decimal value in the table that will fit into the decimal number to be converted, and (2) note its hex equivalent and hex column position. (3) Find the decimal remainder. Repeat the process on this and subsequent remainders.

HEXADECIMAL COLUMNS					
6	5	4	3	2	1
HEX = DEC	HEX = DEC	HEX = DEC	HEX = DEC	HEX = DEC	HEX = DEC
0 0	0 0	0 0	0 0	0 0	0 0
1 1,048,576	1 65,536	1 4,096	1 256	1 16	1 1
2 2,097,152	2 131,072	2 8,192	2 512	2 32	2 2
3 3,145,728	3 196,608	3 12,288	3 768	3 48	3 3
4 4,194,304	4 262,144	4 16,384	4 1,024	4 64	4 4
5 5,242,880	5 327,680	5 20,480	5 1,280	5 80	5 5
6 6,291,456	6 393,216	6 24,576	6 1,536	6 96	6 6
7 7,340,032	7 458,752	7 28,672	7 1,792	7 112	7 7
8 8,388,608	8 524,288	8 32,768	8 2,048	8 128	8 8
9 9,437,184	9 589,824	9 36,864	9 2,304	9 144	9 9
A 10,485,760	A 655,360	A 40,960	A 2,560	A 160	A 10
B 11,534,336	B 720,896	B 45,056	B 2,816	B 176	B 11
C 12,582,912	C 786,432	C 49,152	C 3,072	C 192	C 12
D 13,631,488	D 851,968	D 53,248	D 3,328	D 208	D 13
E 14,680,064	E 917,504	E 57,344	E 3,584	E 224	E 14
F 15,728,640	F 983,040	F 61,440	F 3,840	F 240	F 15
0 1 2 3	4 5 6 7	0 1 2 3	4 5 6 7	0 1 2 3	4 5 6 7
BYTE		BYTE		BYTE	

**BINARY CONVERSION**

Dec = Hex = Binary
0 0 0000
1 1 0001
2 2 0010
3 3 0011
4 4 0100
5 5 0101
6 6 0110
7 7 0111
8 8 1000
9 9 1001
10 A 1010
11 B 1011
12 C 1100
13 D 1101
14 E 1110
15 F 1111
16 10 0001 0000

**POWERS OF 16 TABLE**

16 <sup>n</sup>	n
1	0
16	1
256	2
4 096	3
65 536	4
1 048 576	5
16 777 216	6
268 435 456	7
4 294 967 296	8
68 719 476 736	9
1 099 511 627 776	10
17 592 186 044 416	11
281 474 976 710 656	12
4 503 599 627 370 496	13
72 057 594 037 927 936	14
1 152 921 504 606 846 976	15

Comments about this card may be sent to the Technical Publications Dept. at the White Plains address below. All comments and suggestions become the property of IBM.



International Business Machines Corporation  
Data Processing Division  
1133 Westchester Ave., White Plains, N.Y. 10604  
(U.S.A. only)

IBM World Trade Corporation  
821 United Nations Plaza,  
New York, New York 10017  
(International)



