

June, 2010

Industrial Safety starts with IEC/UL 60730 Standards



semiconduc

FTF-ENT-F0714

Dugald Campbell - Large Appliance Systems Solutions Eng. Donnie Garcia - Industrial and Multi-Market Systems Engineer

Freescale, the Freescale logo. AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, mobileGT, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, CoreNet, the Energy Efficient Solutions logo, Flexis, MXC, Platform in a Package, Processor Expert, QorlQ, QUICC Engine, SMARTMOS, TurboLink and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2010 Freescale Semiconductor, Inc.



Contents

- Introduce 60730 and how it applies to MCUs
- Classification Class B Class C
- Components for Class B
 - Component Table Matrix
- Popular Measures for Class B
 - Component Table
 - CPU Stuck at
 - Program Flow
 - Time Slot Monitoring
 - Interrupts
 - Watchdog Timeout Test
 - Flash Memory
 - RAM memory
 - Communication

- Components for Class C
 - Component Table Matrix
- Popular Measures for Class C
 - Component Table Highlight CPU, RAM
 - CPU Instruction Test
 - RAM walking 1s Test
- Freescale's Safety Offerings
 - Software for Class B
 - Software for Class C
 - Device hardware feature
- Summary





IEC 60730 – Automatic electrical controls for household and similar use – Part 1: General requirements

- Applies to Automatic Electrical Controls to perform safely within the household
- Discusses mechanical, electrical, electronic, environmental, endurance, EMC, abnormal operation of AC appliances
- Specifically for MCUs, Annex H: Requirements for Electronic Controls details new test and diagnostic methods to ensure the operation of embedded control hardware and software for appliances are safe





IEC 60335-1 (IEC 60730-1)

- IEC 60335-1 Household and similar electrical appliances Safety-Part 1 General Requirements
 - Compliance safety requirements for Large Appliance Manufacturers
- IEC 60335-1 Annex R Software Evaluation
 - Software shall be evaluated in accordance with the following clauses of Annex H of IEC 60730-1, as modified below:
- ► IEC 60730-1 Annex H Requirements for electronic controls
 - This chapter centers around Table H.11.12.7
- IEC 60730-1 Annex H Table H.11.12.7
 - Discusses the various embedded "components" that have to be tested to comply for class B and class C electronic controls
 - Provides optional "measures" that are required to ensure reliable and safe operation of the embedded "component"





Table H.11.12.7 Annex H IEC 60730-1

- Discusses the various embedded "components" that have to be tested to comply for class B and class C electronic controls
- Provides optional "measures" that are required to ensure reliable and safe operation of the embedded "component"

Page 176

EN 60730-1:2000

Component 1)	Fault/error	Softwa	re class	Acceptable measures ^{2) 3) 4)}	Definitions
		в	С		
4.2					
Variable	DC fault	rq		Periodic static memory test, or	H.2.19.6
memory				word protection with single bit redundancy	H.2.19.8.2
	DC fault		rq	Comparison of redundant CPUs by either:	
	and dynamic			- reciprocal comparison	H.2.18.15
	cross links		1.1	- independent hardware comparator, or	H.2.18.3
				redundant memory with comparison, or	H.2.19.5
				periodic self tests using either:	
	10.17		-17	 walkpat memory test 	H.2.19.7
	1000			 Abraham test 	H.2.19.1
				- transparent GALPAT test, or	H.2.19.2.1
				word protection with multi-bit redundancy	H.2.19.8.1
4.3					1.1.1
Addressing	Stuck at	rq		Word protection with single bit parity	H.2.19.18.2
(relevant to				including the address, or	
variable and	DC fault		rq	comparison of redundant CPUs by either:	
invariable				 reciprocal comparison, or 	H.2.18,15
memory)				 independent hardware comparator, or 	H.2.18.3
				full bus redundancy	H.2.18.1.1
				Testing pattern, or	
				periodic cyclic redundancy check, either:	H.2.18.22
				 single word 	H.2.19.4.1
				 double word, or 	H.2.19.4.2
				word protection with multi-bit redundancy including the address	H.2.19.8.1
5. stamal data	Shuch at				
nternal data	Stuck at	rq		Word protection with single bit redundancy	H.2.19.8.2

Table H.11.12.7 (continued) 4)





IEC 60730 Classification of Appliances

- Class A are products with no feature/function that can harm a human being
- Class B
 - IEC 60730-1: Control functions intended to prevent unsafe operation of the controlled equipment. Examples are: thermal cut-offs and door locks for laundry equipment
 - IEC 60335-1: Software that includes code intended to prevent hazards if a fault, other than a software fault occurs in the appliance
- Class C
 - IEC 60730-1: Control functions which are intended to prevent special hazards (e.g., explosion of the controlled equipment)
 - Examples are automatic burner controls and thermal cut-outs for closed water heater systems (unvented)
 - IEC 60335-1: Software that includes code intended to prevent hazards without the use of other protective devices






Example Hazard: Overheating of Motor


Hardware PTC monitors temperature Software also monitors motor current One function fails the other ensures safe operation

> Class B – a fault occurring in a safety critical s/w routine will not result in a hazard due to another s/w routine or redundant h/w intervening.



Software only monitors motor current If function fails then hazard will occur Need more thorough diagnostics to ensure the software function is reliably working


Class C – a fault occurring in a safety critical software routine will result in a hazard.







Industrial Safety Starts with Silicon: Class B









60730 Class B Components

Appliance Manufacturers are required to implement "measures" to ensure that the above components are reliably working

	Class B 60730 Components required to be tested on Electronic Control (see Table H.11.12.7)	Fault/error
1	1.1 CPU Registers	Stuck at
2	1.3 CPU Program Counter	Stuck at
3	2.Interrupt Handling & Execution	No Interrupt or too frequent interrupt
4	3. Clock	Wrong frequency
5	4.1 Invariable memory	All single bit faults
6	4.2 Variable memory	DC fault
7	4.3 addressing (relevant to variable/invariable memory	Stuck at
8	5. Internal data Path	Stuck at
9	5.2 Addressing	Wrong addr
10	6 External Communications	Hamming Distance 3
11	6.3 Timing	Wrong point in time/sequence
12	7 I/O Periphery	Fault conditions specified in H.27
13	7.2.1 Analog A/D & D/A Converters	Fault conditions specified in H.27
14	7.2.2 Analog multiplexor	Wrong adressing





Class B Test Matrix


IEC 60730 CLASS B	Components	Registers Stuck at:	Program Counter stuck at	Interrupt handling and execution	clock	Invaraible Memory	Varaible memory	addressing Stuck at	Internal data path Stuck at	Addressing Wrong address	Hamming Distance 3	Timing	Wrong sequence	Input/Output Periphery	
Acceptable measures	Defininitions														
Comparison of redundant CPUs be either															
reciprocal comparison,	H.2.18.15							X				X			Dual MCU/CPU
independent hardware comparator,	H.2.18.3							Х				X			
full bus redundancy.	H.2.18.1.1							X							
Word protection with single bit redundancy	H.2.19.8.2	X	X			∕ X —	X	X	X	X					ECC type
Word protection with multi-bit redundancy including address	H.2.19.8.1								Х		X				ECC type
								· · ·							
Frequency monitoring	H.2.18.10.1				X										
Time-slot and logical monitoring,	H.2.18.10.3			\backslash								X			Indep. WDOG
Independent time-slot monitoring or	H.2.18.10.4		Х	X	X							X	X		
Logical monitoring of the program sequence.	H.2.18.10.2		Х										X		
Transfer redundancy	H.2.18.2.2										X				S/W Design
Protocol test	H.2.18.14											_			
Scheduled transmission.	H.2.18.18											<u>Y</u> .	X		
												<u> </u>			
Periodic self-test	H.2.16.6														
Static memory test	H.2.19.6	Х	X												Periodic
Periodic modified checksum;	H.2.19.3.1					X									
Multiple checksum,	H.2.19.3.2					X									Self checks
Periodic CRC-single word,	H.2.19.4.1							X	X		X			<u> </u>	
Periodic CRC double word	H.2.19.4.2							X						<u> </u>	
testing pattern	H.2.18.22							Х	X	X					
	11.0.46.5		v	v											Pre-application code
Functional test	H.2.16.5	х	Х	X											
Plausibility check	H.2.18.13													X	



Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, mobileGT, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, CoreNet, the Energy Efficient Solutions logo, Flexis, MXC, Platform in a Package, Processor Expert, OorlO, OUICC Engine, SMARTMOS, TurboLink and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2010 Freescale Semiconductor, Inc.



CPU Registers "Stuck At"



Using #0x55 and #0xAA data Check each CPU register for "stuck at"


- Functional test H.2.16.5 A single channel structure in which test data is introduced to the functional unit prior to its operation
- Periodic self-test H.2.16.6 A single channel structure in which components of the control are periodically tested during operation using either:
 - Static memory test H.2.19.6 a fault/error control technique which is intended to detect only static errors
 - Word protection with single bit redundancy H.2.19.8.2 a fault/error control technique in which a single bit is added to each word in the memory area under test and saved, creating either even or odd parity. As each word is read, a parity check is conducted.





CPU Program Counter, Interrupt Handling, Clock, External Communications and Timing

- The measure: Time-slot monitoring or H.2.18.10.4 a fault/error control technique in which timing devices with an independent time base are periodically triggered in order to monitor the program function and sequence. An example is a watchdog timer.
- Covers checking and verifying of the following components:
 - CPU Program Counter, Interrupt Handling, Clock, External Communications & Timing



Time-slot monitoring; a periodic check on program code flow


A Periodic Interrupt e.g., timer overflow interrupts the application periodically and within the ISR some checks are made.





Time Slot Monitoring

- Watchdogs should and must be deployed as the backup if all other safety mechanisms fail and/or there is code runaway
- Not really designed for periodic interrupts to execute time slot monitoring
- ► A better feature is an "independent clock" timer module e.g., S08AC60 RTI




Block diagram of Freescale MC9S08AC60 microcontroller






- A simple form of token passing is that you deploy a variable in RAM called COUNTBYTE and for each significant function you increment this COUNTBYTE by 1
- On the knowledge of how long the program takes to execute these various functions then the COUNTBYTE can be read within the ISR, and compared to previous captured values
- Caution: within each software function it is not recommended that you increment the COUNTBYTE by a certain value, but actually set the COUNTBYTE to a fixed value
- On real time embedded systems interrupts can occur at any random time and therefore are more difficult to monitor along with the program flow as described above. Therefore only the frequency of interrupts can be monitored then checked within the same periodic ISR routine.







Token Passing on interrupts






Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, mobileGT, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, CoreNet, the Energy Efficient Solutions logo, Flexis, MXC, Platform in a Package, Processor Expert, QorIQ, QUICC Engine, SMARTMOS, TurboLink and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2010 Freescale Semiconductor, Inc.



Independent Clocked Watchdog

- S08AC60 Watchdog using 1Khz RC oscillator is independent of CPU clock source
- Providing reliable protection against Clock faults (too fast/slow, stuck clock) and code runaway
- Watchdog must provide an asynchronous reset to all peripherals and input/output ports
- A timeout test should be initiated after power on reset, prior to running application code








Watchdog Timeout and Reset Test

Although not specified in 60730, for integrated independent clocked watchdogs on The same silicon of MCU, then it is an expectation to test that the watchdog is working correctly and that it:

- Times out as expected, and
- Resets the MCU into a known safe state

This watchdog test is executed prior to other periodic tests and application code





Freescale, the Freescale logo, AttiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, mobileGT, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, CoreNet, the Energy Efficient Solutions logo, Flexis, MXC, Platform in a Package, Processor Expert, QorlQ, QUICC Engine, SMARTMOS, TurboLink and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2010 Freescale Semiconductor, Inc.



Invariable Memory (Flash) – All Single Bits Faults

Periodic modified checksum; H.2.19.3.1 - a fault/error control technique in which a single word representing the contents of all words in memory is generated and saved. During self test, a checksum is formed from the same algorithm and compared with the saved checksum. This technique recognizes all the odd errors and some of the even errors.
Manu.s need prove

OR

Manu.s need prove Their modified chksums can Catch all single bit faults

Multiple checksum, H.2.19.3.2 - a fault/error control technique in which separate words representing the contents of the memory areas to be tested are generated and tested. During self test, a checksum is formed from the same algorithm and compared with the saved checksum for that area. This technique recognizes all odd errors and some of the even errors.

OR


► Word protection with single bit redundancy H.2.19.8.2

A CRC (16-bit) signature of the invariable memory is the preferred method of ensuring there are no single faults.





Flash CRC Test



Note:

It is recommended that one CRC 16-bit signature is reliable For detecting single bit faults flash blocks < 32Kbytes. Large Flash arrays will require multiple CRC signatures.





Flash CRC Test – Hardware Implementation


CRC engine complying to CRC16-CCITT specification. (x16 + x12 + x5 + 1 polynomial).

One byte shifted through CRC in 1 CPU cycle

Deployed on HCS08ACxx and MCF51ACxx, devices

Can be used for Flash, RAM and communication transfers

Seed by writing to CRCH, then CRCL Update via CRCL only A read of both CRCH and CRCL provides the current CRC signature








Variable Memory – DC Fault

Periodic static memory test H.2.19.6 - a fault/error control technique which is intended to detect only static errors

or


Word protection with single bit redundancy H.2.19.8.2 -(hardware error code correction)





March X Pattern

March X pattern is a subset of the March C pattern Which detects the majority of failure mechanisms of the March C But with a faster execution time



Both March C and X tests are destructive in nature in that they overwrite any data existing in the RAM and cannot be deployed mid application...unless we can make this a transparent test




Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, mobileGT, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, CoreNet, the Energy Efficient Solutions logo, Flexis, MXC, Platform in a Package, Processor Expert, QorlQ, QUICC Engine, SMARTMOS, TurboLink and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2010 Freescale Semiconductor, Inc.





- Split RAM into four segments
- 4th segment is "shadow" RAM used to temporarily store other segment variables until March test completed
- At a convenient time complete the following:
 - RAM 1 copy to RAM 4
 - Verify copy is successful
 - Deploy MARCH test on RAM 1
 - Copy RAM 4 to RAM 1
 - Verify copy is successful
 - Deploy normal application code








Making a "Destructive" into "Transparent"

RAM 1	Segment RAM
RAM 2	Ocginent IXAM
RAM 3	
RAM 4	Redundant RAM segment
	•




Copy RAM4 to RAM1. Verify data copied

RAM 1	
RAM 2	
RAM 3	
MARCH X	

March X on RAM4

RAM 1	
RAM 2	
RAM 3	
RAM 1	


Copy RAM2 to RAM4. Verify data copied



Copy RAM1 to RAM4. Verify data copied

	_
RAM 1	
MARCH X	
RAM 3	
RAM 2	

March X on RAM2



March X on RAM1





Class B Memory Address and Data Path

	Class B 60730 Components required to be	Fault/error
	tested on Electronic Control (see Table H.11.12.7)	
1	1.1 CPU Registers	Sluck at
2	1.3 CPU Program Counter	Sluckat
3	2 Interrupt Handling & Execution	No interrupt or too frequent interrupt
4	3. Clock	Wrong frequency
5	4.1 Invariable memory	All single bit faults
6	4.2 Variable memory	DC fault
7	4.3 addressing (relevant to variable/invariable memory	Sluck at
8	5. Internal data Path	Sluck at
9	5.2Addressing	Wrong addr
10	6 Edemal Communications	Hamming Distance 3
11	6.3Timing	Wrong paint in time/sequence
12	7 VO Periphery	Fault conditions specified in H.27
13	7.2.1 Analog A/D & D/A Converiers	Fault conditions specified in H.27
14	7.22 Analog multiplex or	Wrong adressing

► 4.3 Addressing

(relevant to variable and invariable memory) stuck at

- ▶ 5. Internal data path stuck at
- 5.2 Addressing Wrong address

These components intended for external memory microprocessor based designs. These components are tested by other measures on single chip microcontrollers.





External Communications Hamming Distance 3

Word protection with multi-bit redundancy including address H.2.19.8.1. Or

CRC-single word, H.2.19.4.1 - a fault/error control technique in which a single word is generated to represent the contents of memory. During self test the same algorithm is used to generate another signature word which is compared with the saved word. The technique recognizes all one-bit, and a high percentage of multibit, errors.

Or

Transfer redundancy H.2.18.2.2 – a form of code safety in which data is transferred at least twice in succession and then compared. This technique will recognize intermittent errors.

Or

Protocol test H.2.18.14 - a fault/error control technique in which data is transferred to and from computer components to detect errors in the internal communications protocol.





- ► 7. I/O Periphery Fault conditions specified in H.27
- 7.2.1 A/D & D/A converters Fault conditions specified in H.27
- 7.2.2 Analog Multiplexer Wrong addressing

Plausibility check H.2.18.13 - a fault/error control technique in which program execution, inputs or outputs are checked for inadmissible program sequence, timing or data. Examples are the introduction of an additional interrupt after the completion of a certain number of cycles or checks for division by zero.

I/O Periphery, For digital outputs, checks can be made to verify no short circuits or open circuits between adjacent signals and power supply. Manufacturers will utilize redundant input pins on MCUs to check on key signal pins that a short or open-circuit would lead to a hazard.

For analogue signals A/D and D/A checks on the boundary limits of the absolute value that should be made.


i.e., A input A/D pin should only see a small range of values with the full voltage conversion range, any value outside would be ignored in software.

Analogue multiplexers Today most manufacturers will need to have the capability to provide a known d.c. value to all input A/P pins. This allows test software to check if the multiplexer is working. Future analogue multiplexers should provide additional redundant channels on each pin so that a comparison between two channels can be made to verify that the multiplexer is working as expected.





Class B Generic MCU Requirements Summary



Software

- CPU Register "SA faults" Test
- March C and MARCH X (transparent) RAM Test
- Modified Checksum or CRC Flash Test
- Independent WDOG Test
- Plausibility Tests for key digital and analog I/O signals
- Time Slot monitoring of program flow
- and interrupt behavior
 - Token passing
 - Independent RTI

Hardware

- Independent clocked WDOG
- Independent Real Time interrupt

Nice to have:

- CRC Engine for 64K+ memory devices
- Loss of Clock/Lock Reset





Class C





Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, mobileGT, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, CoreNet, the Energy Efficient Solutions logo, Flexis, MXC, Platform in a Package, Processor Expert, QorIO, QUICC Engine, SMARTMOS, TurboLink and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2010 Freescale Semiconductor, Inc.



60730 Class C – Components to be Tested

	Class C 60730 Components required to be	Fault/error	
	tested on Electronic Control (see Table H.11.12.7)		
1	1.1 CPU Registers	DC fault	
2	1.3 CPU Program Counter	Stuck at	
3	1.2 CPU Instruction Decoding & Execution	Wrong decoding or execution	
4	2.Interrupt Handling & Execution	No Interrupt or too frequent interrupt	
5	3. Clock	Wrong frequency	
6	4.1 Invariable memory	99.6% coverage of all info errors	
7	4.2 Variable memory	DC fault & dynamic cross links	
8	4.3 addressing (relevant to variable/invariable memory	Stuck at	
9	5. Internal data Path	Stuck at	
10	5.2 Addressing	Wrong addr	
11	6 External Communications	Hamming Distance 4	
12	6.3 Timing	Wrong point in time/sequence	
13	7 I/O Periphery	Fault conditions specified in H.27	
14	7.2.1 Analog A/D & D/A Converters	Fault conditions specified in H.27	
15	7.2.2 Analog multiplexer	Wrong addressing	

CRC as Done in Class B





Class C Test Matrix

Acceptable measures Definitions I	Comp <u>onent</u> Optional Measures	ts ,	1.1 Registers:DC fault	.2Wrong decoding & execution	m Counter S	Addressing: DC Fault	.5 Data paths instr. Decodeing: DC fault & execution	2. Interrupt handling &execution	3.Clock	4.1 Invariable memory:99.6% of all infor errors	/ariable memory: DC fault dynamic cross links	.3 addressing oboth variable & invariabl:dc fault	5.Internal Data path: DC fault	6.2 Wrong address	6. External Comms: hamming dist 4	6.2 Addressing	6.4 Timing	7.I/O Periphery	.2 Analog	
receptoral comparison H2.18.15 H2	Acceptable measures	Defininitions	-	-	-	-	-	2	e	4	~	4	2	5	9	9	9	~		
indegendent hardware comparator. H2:18.3 X				1		1														
independent hardware comparator, H218.3 X		H.2.18.15	×		×		X	×	×	×	×	Х	×	×	×	Х	Х	х	Х	
Input comparison H2188 H218.11	-independent hardware comparator,		X	X	Х	Х	Х	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	X	Dual MCU/CPU/channel
output verification H.2.18.12 I																		X		
besting pattern H-2.18.22 Image: Code safety H-2.18.2 Image: Code safety Ima																		Х		
code safety 12.18.2 1																		Y_	1.1.1	
Harman error detection, redundant memory with comparison, H.2.18.9 X <			_																X	
redundant memory with comparison, H2.19.5 X Abraham test H2.19.2.1 X H2.19.2.1 X H2.19.2.1 X	code safety	H.2.18.2																		
redundant memory with comparison, H2.19.5 X Abraham test H2.19.2.1 X H2.19.2.1 X H2.19.2.1 X	Internal error detection	L 2 19 0	~		1	1			-	- 1		1 1	- 1						1	
Periodic self-test using either - walkpat memory test - Abrahm test - Abrahm test - transparent GALPAT test - transparent			Ŷ	^			^			×	Y									ECC type
- wakpat memory test +2:19.7 X	redundant memory with companson,	11.2.19.5	^	1	1				1	^	^								I	
- wakpat memory test +2:19.7 X	Periodic self-test using either			1	1	1						1 1				1				
- Abraham test H.2.19.1 X		H.2.19.7	X								Х									Periodic
word protection with multi-bit redundancy, H.2.19.8.1 X																				
including the address, or data redundancy, H.2.18.2.1 I I X	- transparent GALPAT test	H.2.19.2.1	Х								Х									Self checks
including the address, or data redundancy, H.2.18.2.1 I I X					,															
static memory test and word protection H.2.19.6 X Image: Constraint of the state of t			X							Х	Х	X				Х				
with single bit redundancy H.2.20.8.2 X I													X	Х	Х					
Periodic self-test using equivelance class test H.2.18.5 X I																				
Periodic self-test and monitoring using either H.2.16.7 X			~	V	_													<u> </u>		
-independent time-slot and logical monitoring H.2.18.10.3 X			1		X	x	X													
- internal error detection H.2.18.9 X V			1			1											X			
the address H.2.18.22 X			1			1														1
full bit bus parity including the address H.2.18.1.1 X					1	X	X					X	V	× I						1
Frequency monitoring H.2.18.10.1 X X X X Design time-slot monitoring H.2.18.10.4 X X X X X crc -single word H.2.19.4.1 X X X X X protocol test H.2.18.14 X X X X X transfer redundancy H.2.18.2 X X X X scheduled transmission H.2.18.18 X X X X						X						X				X]
time-stor monitoring H.2.18.10.4 X X Image: Constraint of the store of the stor							X													S/W Design
crc -single word H.2.19.4.1 X X Image: Constraint of the system of the sy			1			I														
crc-double word H.2.19.4.2 X X X X X Indep. WDOG protocol test H.2.18.14 X X X X X Indep. WDOG transfer redundancy H.2.18.22 Indep. VL00G X X X X X scheduled transmission H.2.18.18 Indep. VL00G Indep. VL00G Indep. VL00G			-		-				X								X		<u> </u>	
protocol test H.2.18.14 X X Indep. WDOG			-		-															
transfer redundancy H.2.18.2.2 X A scheduled transmission H.2.18.18 X A scheduled transmission			1		-					^		^	Y		-4					Inden WDOG
scheduled transmission H.2.18.18 I X			+		-	+							^							
			1-		-											^	x			1
	Logical monitoring	H.2.18.10.2	1		1	1											X			S/W Design



Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, mobileGT, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, CoreNet, the Energy Efficient Solutions logo, Flexis, MXC, Platform in a Package, Processor Expert, Dorld, OUICC Engine, SMARTMOS, TurboLink and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2010 Freescale Semiconductor, Inc.



1.2 Instruction Decoding and Execution

Acceptable measure are:

1.2 Instruction	Wrong	rq	Comparison of redundant CPUs by either		
decoding	decoding		-reciprocal comparison		H.2.18.15
and execution	and execution		-independent hardware comparator,	or	H.2.18.3
			Internal error detection,	or	H.2.18.9
		<u> </u>	Periodic self-test using equivelance class test	or	H.2.18.5

IEC 60730 Class C Requirement to test Instruction Decoding and Execution

Acceptable measure to test is:

Periodic self-test using equivalence class test





H.2.18.5 Equivalence Class Test

- ► H.2.18.5 equivalence class test
- A systematic test intended to determine whether the instruction decoding and execution are performed correctly. The test data is derived from the CPU instruction specification.
- Similar instructions are grouped and the input data set is subdivided into specific data intervals (equivalence classes). Each instruction within a group processes at least one set of test data, so that the entire group processes the entire test data set. The test can be formed from the following:
 - Data from a valid range
 - Data from invalid range
 - Data from the bounds
 - Extreme values and their combinations
- The tests within a group are run with different addressing modes, so that the entire group executes all addressing modes



					-							
		-										
							9E Page 2					
Bit-Manipulation	Branch	Rea	d-Modify-V	9E60 6		Cor	ntrol		Register	Memory	DEED A	
Bit-Manipulation	Branch	Rea	d-Modify-V	9E60 6 NEG 3 SP1		Cor	ntrol		Register	Memory 9ED0 5 SUB 4 SP2	9EE0 4 SUB 3 SP1	
Bit-Manipulation	Branch	Rea	d-Modify-V	9E60 6		Cor	ntrol		Register	Memory SED0 5 SUB 4 SP2 9ED1 5 CMP 4 SP2	9EE0 4 SUB 3 SP1 9EE1 4 CMP 3 SP1	
Bit-Manipulation	Branch	Rea	d-Modify-V	9E60 6 NEG 3 SP1		Cor	ntrol		Register	Memory 9ED0 5 SUB 4 SP2 9ED1 5 CMP 4 SP2 9ED2 5 SBC 4 SP2	9EE0 4 SUB 3 SP1 9EE1 4 CMP 3 SP1 9EE2 4 SBC 0 CP1	
Bit-Manipulation	Branch	Rea	d-Modify-V	9E60 6 NEG 3 SP1 9E61 6 CBEQ 4 SP1		Cor	strol		Register	Memory 0ED0 5 SUB 4 9P2 9ED1 5 CMP 4 SP2 9ED2 5 SBC 4 6P2 9ED3 5 CPX	9EE0 4 SUB 3 SP1 9EE1 4 CMP 3 SP1 9EE2 4 SBC 0 GP1 9EE3 4 CPX	9EF3 CPH2
Dit-Manipulation	Branch		d Modify V	9E60 6 NEG 3 SP1 9E61 6 CBEQ 4 SP1 9E63 6 COM 3 SP1 9E64 6 I SB		Cor			Register	Memory 9ED0 5 SUB 4 9P2 9ED1 5 CMP 4 9P2 9ED2 5 SBC 4 6P2 9ED3 5 CPX 4 SP2 9ED4 5 AND	9EE0 4 SUB 9 SP1 9EE1 4 CMP 3 SP1 9EE2 4 SBC 0 CP1 9EE3 4 CPX 3 SP1 9EE4 4 AND	9EF3 CPH3 3 SI
Dit-Manipulation	Branch		d-Modify-W	9E60 6 NEG 3 SP1 9E61 6 CBEQ 4 SP1 9E63 6 COM 9E63 6 SP1		Cor	hrol		Register	Miemory 9ED0 5 SUB 4 9ED1 5 CMP 4 9ED2 5 SBC 4 9ED3 5 CPX 4 9ED4 5 AND 5 QBD5 5 AND 4 9ED5 5 BUT 8	9EE0 4 SUB 3 9EE1 4 CMP 3 3 SP1 9EE2 4 3 SP1 9EE3 4 CPX 3 3 SP1 9EE4 4 AND 3 SP1 9EE5 4	9EF3 CPH) 3 SF
Bit-Manipulation	Branch	Res	d-Modify-V	9E60 6 NEG 3 SP1 9E61 6 CBEQ 4 SP1 9E63 6 COM 3 SP1 9E64 6 LSR 3 SP1					Register	Memory 9E00 5 SUB 4 9PD1 5 CMP 4 9E02 5 SBC 4 9E03 5 CPX 4 9E03 5 AND 4 4 SP2 9E04 5 BIT 4 4 SP2 9ED5 5	9EE0 4 SUB 9 SP1 9 EE1 4 CMP 3 SP1 9 EE2 4 SBC 0 CP1 9 EE3 4 CPX 3 SP1 9 EE5 4 AND 3 SP1 9 EE5 4 BIT 3 SP1 9 EE5 4 BIT 9 EE5 4	9EF3 CPH2 3 SF
Bit Manipulation	Branch	Res	d-Modify-V	9E60 6 NEG 3 SP1 9E61 6 CBEQ 4 SP1 9E63 6 COM 3 SP1 9E64 6 LSR 3 SP1					Register	Memory 9ED0 5 SUB 4 9ED1 5 CMP 4 9ED2 5 SBC 5 9ED2 5 SBC 5 9ED3 5 CPX 4 4 SP2 9ED5 5 BIT 4 4 SP2 9ED6 5 BIT 4 4 SP2 9ED8 5 BIT 4 9ED6 5 BIT 4 9ED6 5 BIT 4 9ED6 5 BIT 4 9ED7 5 9ED8 5 9ED7 5	9EE0 4 SUB 9 SP1 9EE1 4 CMP 3 SP1 9EE2 4 SBC 0 SP1 9EE3 4 AND 3 SP1 9EE5 4 BIT 3 SP1 9EE5 4 BIT 3 SP1 9EE6 4 3 SP1 9EE7 4	9EF3 CPH3 3 SF
Bit-Manipulation Dit-Manipulation	Branch Branch		d-Modity-V	9E60 6 NEG 3 SP1 9E61 6 CBEQ 4 SP1 9E63 6 COM 3 SP1 9E64 6 LSR 3 SP1					Register	Memory 0ED0 5 SUB 3P2 9ED1 5 CMP 4 9ED2 5 SBC 4 9ED4 5 9ED5 5 9ED4 5 9ED4 5 AND 4 9ED5 5 BIT 4 4 3P2 9ED6 5 LDA 4 4 3P2 9ED6 5 LDA 4 4 3P2 9ED6 5 STA 4 4 3P2 9ED7 5 STA 4 9ED8 5 4 3P2 9ED8 5 4 3P2 9ED8 5	9EE0 4 9 SUB 9 SP1 9 SE1 CMP SP1 3 SP1 9 SE3 0 OF1 9 SP3 9 SP1 9 STA 3 SP1 9 SP1 9 STA 3 SP1 9 SP1 9 SP1 9 SP1	9EF3 CPHD 3 SF
Dik Manipulation Dik Manipulation	Branch Branch		d-Modity-V	0E60 6 NEG 9 SP1 6E61 6 CBEQ 4 SP1 9E63 6 CCM 3 SP1 9E64 6 LSR 9 SP1 9E66 6 ROR 3 SP1 9E66 6 LSR 9 SP1 9E66 6 LSR					Register	Memory 0ED0 5 SUB 3 4 SP2 9ED1 5 CMP 2 9ED2 5 SBC 4 4 SP2 9ED3 5 CPX 4 9ED3 5 AND 4 4 SP2 9ED4 5 BIT 4 9ED6 5 LDA 4 9ED7 STA 4 SP2 9ED6 5 STA 4 4 SP2 9ED6 5 STA 4 4 SP2 9ED6 5 GEO8 5 STA 4 4 SP2 9ED6 5 EOR 4 EOR 4	0EE0 4 SUB SP1 9EE1 4 CMP 3 3 SP1 9EE2 4 SBC 3 3 SP1 9EE3 4 CPX 3 9EE4 4 AND 3 3 SP1 9EE5 4 BIT 9EE8 LDA 3 9EE7 4 SP1 9EE7 9EE7 4 STA 3 3 SP1 9EE8 4 SP2 SP1	9EF3 CPH) 3 SF
Bit Manipulation Bit Manipulation	Branch - - - - - - - - - - - - - - - - - - - - - - - - - -		d-Modity-V	0E60 6 NEG 9 SP1 6E61 6 CBEQ 4 SP1 9E63 6 CCM 3 SP1 9E64 6 LSR 9 SP1 9E66 6 ROR 3 SP1 9E66 6 LSR 9 SP1 9E66 6 LSR					Register	Memory 9000 s 9000 s SUB 9001 s SP2 9001 s SP2 9001 s SP2 9000 s SBC 4 SP2 9003 s SBC 4 SP2 9003 s SP2 9004 s SP2 9005 s BIT 9007 s STA 2 9008 s STA 2 9008 s SAND 9007 s STA 2 9008 s SAND 9007 s STA 2 900 s SP2 900 s SP2 <	9 000 4 9 000 4 9 000 4 0 0	9EF3 CPH) 3 Sf
Bit-Manipulation Bit-Ma	Branch Image: Constraint of the second se		d Modify V	0E60 6 NEG 9 SP1 6E61 6 CBEQ 4 SP1 9E63 6 CCM 3 SP1 9E64 6 LSR 9 SP1 9E66 6 ROR 3 SP1 9E66 6 LSR 9 SP1 9E66 6 LSR					Register	Memory 9ED0 5 SUB 9P2 9ED1 5 CMP 4 4 SP2 9ED2 5 SBC 5 9ED2 5 5BC SBC 9ED3 5 2 9E04 5 AND2 9ED6 4 4 SP2 9ED6 5 4 SP2 9ED7 5 STA 4 9ED8 5 9ED9 5 4 SP2 9ED9 5 ADC SP2 <td< td=""><td>9EE0 4 9 SUB 9 SP1 9EE1 4 CMP 3 3 SP1 9EE2 4 3 SP1 9EE3 4 3 SP1 9EE3 4 3 SP1 9EE5 4 3 SP1 9EE5 4 3 SP1 9EE6 3 9EE6 4 3 SP1 9EE6 4 3 SP1 9EE8 4 3 SP1 9EE8 4 3 SP1 9EE9 4 ADC 3 3 SP1 9EE4 4 0RA 3</td><td>9EF3 CPHJ 3 SP</td></td<>	9EE0 4 9 SUB 9 SP1 9EE1 4 CMP 3 3 SP1 9EE2 4 3 SP1 9EE3 4 3 SP1 9EE3 4 3 SP1 9EE5 4 3 SP1 9EE5 4 3 SP1 9EE6 3 9EE6 4 3 SP1 9EE6 4 3 SP1 9EE8 4 3 SP1 9EE8 4 3 SP1 9EE9 4 ADC 3 3 SP1 9EE4 4 0RA 3	9EF3 CPHJ 3 SP
Bit Manipulation Bit Manipulation Compared to the second s	Branch Branch Compared and a compared		d Modify V	0E60 6 NEG 9 SP1 6E61 6 CBEQ 4 SP1 9E63 6 CCM 3 SP1 9E64 6 LSR 9 SP1 9E66 6 ROR 3 SP1 9E66 6 LSR 9 SP1 9E66 6 LSR						Memory 9000 5 SUB SUB 9001 5 CMP 4 9001 5 CMP 4 9000 5 SBC 9000 5 9000 5 9000 5 9000 5 9000 5 9000 5 9000 5 9000 5 9000 5 9000 5 4 9000 5 400 5 9000 5 400 5	9 000 4 9 000 4 9 000 4 0 0 000 4 0 0 000 4 9 0 000 4 0 0 0 000 4 0 0 0 0000 4 0 0 0 000 4 0 0 000 4 0 0 000 4	9EF3 CPHD 3 SF
Bit Manipulation Bit Manipulation Composition Distribution Distributio	Brach Brach Content Conte			0E80 6 NE30 9E81 6 CBEQ 4 SP1 9E83 6 CBEQ 4 SP1 9E83 6 1 SP1 9E84 6 8 SP1 9E88 6 ROR 3 SP1 9E68 6 3 SP1 9E68 7 3 SP1 9E68 6 3 SP1 9 5 SP1 9 5 SP1 9 5 SP1 9 5 SP1 9 5 SP1 9 5 SP1 9 5 SP1 5 S						Memory OPEDO 6 9000 6 SUB-20 6 9100 9000 6 SUB-20 9000 9000 5 SUB-20 9000 5 SUB-20 6 9000 5 SUB-20 6 9000 5 SUB-20 5 9000 5 ADC-20 9 9000 5 ADC-20 5 9000 5 ADC-20 5 9000 5 ADD-20 5 9000 4 SP2-20 5 9000 5 ADD-20 5 9000 5 ADD-20 4	PEED 4 9 SUB-1 9 SEE 0 SP1 9 SEE 4 BIT 3 SP1 9 PEES 4 BIT 3 SP1 9 PEEB 4 BIT 3 SP1 9 SEE 4 BIT 3 SP1 9 SEE 4 ADC 3 SP1 9 SEA 4 ADC 3 SP1	9EF3 CPH1 3 SF
BR-Manipulation BR-Manipulation Compared to the second sec	Branch Branch Image: Constraint of the state of the s			0E60 6 NEG 9 9F51 6 CBECP 1 9E63 6 CBECP 3 SP1 9E63 6 CCM 3 SP1 9E63 6 LSLR 3 SP1 9E64 6 ROR 3 SP1 9E64 6 ASR 3 SP1 9E63 6 LSLR 3 SP1 9E63 6 LSLR 3 SP1 9E64 6 ASR 3 SP1 9E65 6 LSLR 3 SP1 9E65 6 LSLR 3 SP1 9E65 6 ASR 3 SP1 9E65 6 ASR 3 SP1 9E65 6 ASR 3 SP1 9E65 6 ASR 3 SP1 9E65 6 ASR 3 SP1 9E65 6 ASR 3 SP1 9E65 6 ASR 3 SP1 9E65 6 ASR 3 SP1 9E65 6 ASR 3 SP1 9E66 7 ASR 3 SP1 9E66 7 ASR 3 SP1 9E66 7 ASR 3 SP1 9E66 7 ASR 3 SP1 9E66 7 ASR 3 SP1 9E67 8 ASR 3 SP1 9E67 8 ASR 3 SP1 9E67 8 ASR 3 SP1 9E67 8 DENZ 4 SP1 9E67 8 DENZ 4 SP1 8 SP1 9E67 8 ASR 3 SP1 9E67 8 ASR 3 SP1 9E7 8 ASR 3 SP1 9E7 8 8 SP1 SP1 8 SP1 8 SP1 8 SP1 SP1 8 SP1 SP1 SP1 SP1 SP1 SP1 SP1 SP1						Memory Telebon Telebon <thtelebon< th=""> <thtelebon< th=""> <thte< td=""><td>9 9</td><td>9EF3 CPHD 3 SF</td></thte<></thtelebon<></thtelebon<>	9 9	9EF3 CPHD 3 SF
BR-Hanipulation BR-Hanipulation I I I I I I I I I I I I I I I I I I I	Branch Branch Image: Image in the state			0E80 6 NE30 9E81 6 CBE0 4 SP1 9E83 6 CBE0 4 SP1 9E83 6 1 SP1 9E84 6 8 SP1 9E88 6 ROR 3 SP1 9E68 6 3 SP1 9E68 7 3 SP1 9E68 6 3 SP1 9 5 SP1 9 5 SP1 9 5 SP1 9 5 SP1 9 5 SP1 5				Selection of the select		9E03 5 CPX 4 SP2 9E04 5 AND 4 SP2 9E05 5 BIT 4 SP2 9E05 5 BIT 4 SP2 9E06 5 STA 4 SP2 9E07 5 STA 4 SP2 9E08 5 ADC 9E09 5 ADC 9E08 5 ADC 4 SP2 9E08 5 ADC 4 SP2 9E08 5 ADC 4 SP2	9 90 91 9 90 91 9 92 91 9 92 91 9 82 14 3 3 91 9 30 31 9 82 14 9 3 31 9 92 33 9 92 34 9 92 34 9 92 34 9 92 34 9 92 93 9 92 93 9 92 93 9 92 93 9 92 93 9 92 93 9 92 93 9 92 93 9 93 94 9 94 94 9 94 94 9 94 94 <	

S08 CPU Instruction Grouping

- The S08 instructions were analyzed and placed into the 6 different groups (as shown in instruction map diagrams below:
- Register/Memory Tests
- Control
- Read Modify Write
- Branch
- Bit Manipulation
- Stack Pointer



rebyte (9E) and Opcode in Hexadecimal 9E60 6 NEG Instruction Mnemonic Number of Bytes 3 SP1 Addressing Mode trademarks of Freescale Semiconductor, Inc., , QorIQ, QUICC Engine, SMARTMOS, TurboLink 10 Freescale Semiconductor, Inc.



S08 CPU Instruction Test

- Memory Footprint: 2148 bytes (this can be reduced if instructions are not utilized in application code)
- Execution Time: 3666 CPU BUS cycles (183.3 us at 20MHz)
- Reviewed, tested and certified by Tuev-Sued GmbH



Instructions not tested: (as they require hardware considerations)
 STOP WAIT BGND BIH BIL RSP SWI



Acceptable measures for class C systems are:

4. Memory	99.60%	rq	Comparison of redundant CPUs by either		
4.1 Invariable	coverage of		-reciprocal comparison	or	H.2.18.15
memory	al information		-independent hardware comparator,	or	H.2.18.3
	errors		Redundant memory with comparison	or	H. 2.19 .5
			periodic cyclic redundancy check, either:		
			-single word	OF	H. 2.19.4 .1
			-double word	or	H.2.19.4.2
			word protection with multi-bit redundancy		H.2.19.8.1

Dual CPU/MCU implementation

Redundant Memory with comparison – two areas of flash that can be regularly
 checked with each other, or executed from and result compared

Periodic cyclic redundancy check – 16-bit or 32-bit CRC

Word protection with multi-bit redundancy – ECC hardware





4.2 Variable Memory

Acceptable measures for class C systems are:

4.2 Variable	DC fault	pı	Comparison of redundant CPUs by either		
memory	and dynamic		-reciprocal comparison	or	H.2.18.15
	cross links		-independent hardware comparator,	or	H.2.18.3
			Redundant memory with comparison	or	H.2.19.5
			Periodic self-test using either		
			- walkpat memory test		H.2.19.7
			- Abraham test		H.2.19.1
			- transparent GALPAT test	or	H.2.19.2.1
			word protection with multi-bit redundancy	or	H.2.19.8.1

IEC 60730 Class C Requirement to test
 Variable memory (RAM) for DC faults

Acceptable measure to test is:

Periodic self-test using "walkpat memory test"





H.2.19.7 walkpat memory test

- A fault/error control technique in which a standard data pattern is written to the memory area under test as in normal operation. A bit inversion is performed on the first cell and the remaining memory areas is inspected. Then the first cell is again inverted and the memory inspected. This process is repeated for all memory cells under test. A second test is conducted by performing a bit inversion of all cells in memory under test and preceding as above.
- This technique recognizes all static bit errors as well as errors in interfaces between memory cells

A walking 1s pattern followed by a walking 0s pattern





Walk Pat RAM Test

		0x00						0x01							0x02								0x03									
0b0000 00xx	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0b0000 01xx	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0b0000 10xx	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0b0000 10xx	0	•	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1
0b0001 00xx	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
/	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
/	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
/	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Walkpat test demands that each adjacent cell to the written cell is checked to have the opposite state

Two things are required to ensure speedy execution times in application


- 1) RAM split into sizeable segments
- 2) Need to understand the RAM topology to ensure that the

walking 1s pattern is testing the adjacent cells as intended



Walking 1s






000	When cell set to 1
010	The 8 adjacent cells to the
000	Test cell are verified to be 0





Walking 0s



1 1 1	When cell set to 0
101	The 8 adjacent cells to the
1 1 1	Test cell are verified to be 1





Walking 1s RAM Test

Memory footprint: Walking 1s only: 1245 bytes Walking 1s and 0s: 2174 bytes

Execution time for 16 byte row:Walking 1s12544 CPU cyclesWalking 1s+0s27016 CPU cycles

(627uS@20Mhz) (1.35ms@20Mhz)

Execution time for 2048 bytes (16 bytes at a time) Walking 1s+0s 2.765 seconds at 20 Mhz







6.1 External Communication Data – Hamming Distance 4

6.1 Data	Hamming	rq	CRC - double word	or	H.2.19.4.2
	distance 4		data redundanceor comparison of redundant functional channels be either	or	H.2.18.2.1
			-reciprocal comparison	or	H.2.18.15
			-independent hardware comparator,		H.2.18.3

CRC double word – 32-bit CRC of data transmitted/received

- Data redundancy with comparison send data twice and comparison
- Comparison of redundant function channels use two interface mediums and compare receptions with each other





Freescale Offerings







Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, mobileGT, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, CoreNet, the Energy Efficient Solutions logo, Flexis, MXC, Platform in a Package, Processor Expert, QorIO, QUICC Engine, SMARTMOS, TurboLink and VortiDa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2010 Freescale Semiconductor, Inc.



Freescale will Provide Pieces of the 60730 Jigsaw





Class B Routines


Class C Routines



Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, mobileGT, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, CoreNet, the Energy Efficient Solutions logo, Flexis, MXC, Platform in a Package, Processor Expert, QorlO, QUICC Engine, SMARTMOS, TurboLink and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2010 Freescale Semiconductor, Inc.



Freescale 60730 Software Roadmap










J.E. Approved IEC60730 Class B Safety Software Routines from Freescale




"All pieces have been certified by VDE to help accelerate manufacturer development of Automatic Controls"



Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, mobileGT, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, CoreNet, the Energy Efficient Solutions logo, Flexis, MXC, Platform in a Package, Processor Expert, QorlQ, QUICC Engine, SMARTMOS, TurboLink and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2010 Freescale Semiconductor, Inc.



Approved IEC 60730 Safety Software Routines S08ACxx



For S08 we have both class B and class C certified routines





Generic MCU Requirements for IEC/UL 60730

Class B

Hardware Independent Clocked WDOG Independent real time interrupt

Software

CPU Register "SA faults" Test March C and MARCH X (transparent) RAM Test Modified Checksum or CRC Flash Test. Independent WDOG Test Plausibility Tests

Time Slot monitoring of program flow and interrupt behavior

Class C

Hardware

Independent Clocked WDOG Independent real time interrupt 2nd CPU or CPU Instruction Test CRC engine

Software

CPU Register "walkpat" Test CPU Instruction Set Test GALPAT/walking 1's RAM Test CRC Flash Test. Independent WDOG Test Plausibility Tests

Time Slot monitoring of program flow and interrupt behavior





IEC/UL 60730 Summary

- To help manufacturers gain 60730 compliance easier, MCUs are expected to have: <u>For Class B</u>
 - An independent clocked watchdog
 - An independent clocked periodic interrupt
 - CRC engine (in hardware for >64Kbyte devices)
 - Software
 - Watchdog Timeout Test
 - CPU Register Test
 - RAM March Test
 - Flash CRC Signature Test

For Class C (in addition to Class B)

- Redundant CPU with comparison for complex safety systems
- CPU Instruction Test (software or hardware)
- ECC on RAM or Walking 1s0s Software Test Routine
- Freescale provides software routines to test RAM, Flash, CPU Instruction decode, Watchdog Timeout and Reset





